找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Correct Hardware Design and Verification Methods; 10th IFIP WG10.5 Adv Laurence Pierre,Thomas Kropf Conference proceedings 1999 Springer-Ve

[复制链接]
查看: 30755|回复: 60
发表于 2025-3-21 18:12:00 | 显示全部楼层 |阅读模式
书目名称Correct Hardware Design and Verification Methods
副标题10th IFIP WG10.5 Adv
编辑Laurence Pierre,Thomas Kropf
视频videohttp://file.papertrans.cn/239/238741/238741.mp4
概述Includes supplementary material:
丛书名称Lecture Notes in Computer Science
图书封面Titlebook: Correct Hardware Design and Verification Methods; 10th IFIP WG10.5 Adv Laurence Pierre,Thomas Kropf Conference proceedings 1999 Springer-Ve
描述CHARME’99 is the tenth in a series of working conferences devoted to the dev- opment and use of leading-edge formal techniques and tools for the design and veri?cation of hardware and systems. Previous conferences have been held in Darmstadt (1984), Edinburgh (1985), Grenoble (1986), Glasgow (1988), Leuven (1989), Torino (1991), Arles (1993), Frankfurt (1995) and Montreal (1997). This workshop and conference series has been organized in cooperation with IFIP WG 10. 5. It is now the biannual counterpart of FMCAD, which takes place every even-numbered year in the USA. The 1999 event took place in Bad Her- nalb, a resort village located in the Black Forest close to the city of Karlsruhe. The validation of functional and timing behavior is a major bottleneck in current VLSI design systems. A predominantly academic area of study until a few years ago, formal design and veri?cation techniques are now migrating into industrial use. The aim of CHARME’99 is to bring together researchers and users from academia and industry working in this active area of research. Two invited talks illustrate major current trends: the presentation by G´erard Berry (Ecole des Mines de Paris, Sophia-Antipolis,
出版日期Conference proceedings 1999
关键词Hardware; formal method; microprocessor; model; model checking; simulation; theorem proving; verification; c
版次1
doihttps://doi.org/10.1007/3-540-48153-2
isbn_softcover978-3-540-66559-5
isbn_ebook978-3-540-48153-9Series ISSN 0302-9743 Series E-ISSN 1611-3349
issn_series 0302-9743
copyrightSpringer-Verlag Berlin Heidelberg 1999
The information of publication is updating

书目名称Correct Hardware Design and Verification Methods影响因子(影响力)




书目名称Correct Hardware Design and Verification Methods影响因子(影响力)学科排名




书目名称Correct Hardware Design and Verification Methods网络公开度




书目名称Correct Hardware Design and Verification Methods网络公开度学科排名




书目名称Correct Hardware Design and Verification Methods被引频次




书目名称Correct Hardware Design and Verification Methods被引频次学科排名




书目名称Correct Hardware Design and Verification Methods年度引用




书目名称Correct Hardware Design and Verification Methods年度引用学科排名




书目名称Correct Hardware Design and Verification Methods读者反馈




书目名称Correct Hardware Design and Verification Methods读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 21:59:27 | 显示全部楼层
发表于 2025-3-22 01:50:25 | 显示全部楼层
发表于 2025-3-22 07:19:56 | 显示全部楼层
发表于 2025-3-22 09:45:22 | 显示全部楼层
Conference proceedings 1999are now migrating into industrial use. The aim of CHARME’99 is to bring together researchers and users from academia and industry working in this active area of research. Two invited talks illustrate major current trends: the presentation by G´erard Berry (Ecole des Mines de Paris, Sophia-Antipolis,
发表于 2025-3-22 14:36:30 | 显示全部楼层
Vacuity Detection in Temporal Model Checkingr the satisfaction of specifications..For example, verifying a system with respect to the specification ϕ = AG(req → AFgrant) (“every request is eventually followed by a grant”), we say that ϕ is satisfied vacuously in systems in which requests are never sent. An interesting witness for the satisfac
发表于 2025-3-22 18:24:54 | 显示全部楼层
Efficient Verification of Timed Automata Using Dense and Discrete Time Semanticsmmunication between two synchronous systems. Using discrete time and BDDs we were able to prove correctness of a STARI implementation with 18 stages (55 clocks), better than what has been achieved using other techniques. The verification results carry over to the dense semantics..Using variable-dime
发表于 2025-3-22 21:41:33 | 显示全部楼层
From Asymmetry to Full Symmetry: New Techniques for Symmetry Reduction in Model Checkinglways intractably large, of size exponential in the number of bits in the state space. In contrast, under the assumption of full symmetry, we show that it is possible to reduce a textual program description of a symmetric system to a textual program description of the symmetry reduced system. This o
发表于 2025-3-23 04:29:30 | 显示全部楼层
发表于 2025-3-23 08:26:12 | 显示全部楼层
0302-9743 academia and industry working in this active area of research. Two invited talks illustrate major current trends: the presentation by G´erard Berry (Ecole des Mines de Paris, Sophia-Antipolis,978-3-540-66559-5978-3-540-48153-9Series ISSN 0302-9743 Series E-ISSN 1611-3349
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 吾爱论文网 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
QQ|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-8-26 07:06
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表