找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Delay Fault Testing for VLSI Circuits; Angela Krstić,Kwang-Ting Cheng Book 1998 Springer Science+Business Media New York 1998 VLSI.compute

[复制链接]
查看: 47050|回复: 43
发表于 2025-3-21 17:17:47 | 显示全部楼层 |阅读模式
书目名称Delay Fault Testing for VLSI Circuits
编辑Angela Krstić,Kwang-Ting Cheng
视频video
丛书名称Frontiers in Electronic Testing
图书封面Titlebook: Delay Fault Testing for VLSI Circuits;  Angela Krstić,Kwang-Ting Cheng Book 1998 Springer Science+Business Media New York 1998 VLSI.compute
描述In the early days of digital design, we were concerned with the logical correctness of circuits. We knew that if we slowed down the clock signal sufficiently, the circuit would function correctly. With improvements in the semiconductor process technology, our expectations on speed have soared. A frequently asked question in the last decade has been how fast can the clock run. This puts significant demands on timing analysis and delay testing. Fueled by the above events, a tremendous growth has occurred in the research on delay testing. Recent work includes fault models, algorithms for test generation and fault simulation, and methods for design and synthesis for testability. The authors of this book, Angela Krstic and Tim Cheng, have personally contributed to this research. Now they do an even greater service to the profession by collecting the work of a large number of researchers. In addition to expounding such a great deal of information, they have delivered it with utmost clarity. To further the reader‘s understanding many key concepts are illustrated by simple examples. The basic ideas of delay testing have reached a level of maturity that makes them suitable for practice. In
出版日期Book 1998
关键词VLSI; computer-aided design (CAD); design; integrated circuit; modeling; quality; simulation; stability
版次1
doihttps://doi.org/10.1007/978-1-4615-5597-1
isbn_softcover978-1-4613-7561-6
isbn_ebook978-1-4615-5597-1Series ISSN 0929-1296
issn_series 0929-1296
copyrightSpringer Science+Business Media New York 1998
The information of publication is updating

书目名称Delay Fault Testing for VLSI Circuits影响因子(影响力)




书目名称Delay Fault Testing for VLSI Circuits影响因子(影响力)学科排名




书目名称Delay Fault Testing for VLSI Circuits网络公开度




书目名称Delay Fault Testing for VLSI Circuits网络公开度学科排名




书目名称Delay Fault Testing for VLSI Circuits被引频次




书目名称Delay Fault Testing for VLSI Circuits被引频次学科排名




书目名称Delay Fault Testing for VLSI Circuits年度引用




书目名称Delay Fault Testing for VLSI Circuits年度引用学科排名




书目名称Delay Fault Testing for VLSI Circuits读者反馈




书目名称Delay Fault Testing for VLSI Circuits读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 21:05:55 | 显示全部楼层
Path Delay Fault Classification, a test exists. Given various path sensitization criteria, paths are generally classified into several classes: single-path sensitizable, robust, non-robust, functional sensitizable and functional unsensitizable.
发表于 2025-3-22 03:27:03 | 显示全部楼层
发表于 2025-3-22 05:00:54 | 显示全部楼层
发表于 2025-3-22 12:11:11 | 显示全部楼层
Conclusions and Future Work,“noise faults” such as: distributed delay defects, power bus noise, ground bounce, substrate noise and crosstalk. Analysis shows that excessive noise most of the time leads to delay faults [19]. For example, studies have shown that the increased coupling effects produce interference between signals
发表于 2025-3-22 16:06:57 | 显示全部楼层
Die Bedeutung der gestörten Nasenatmung a test exists. Given various path sensitization criteria, paths are generally classified into several classes: single-path sensitizable, robust, non-robust, functional sensitizable and functional unsensitizable.
发表于 2025-3-22 19:07:07 | 显示全部楼层
https://doi.org/10.1007/978-3-7091-9947-3ent holds for the functional sensitizable tests. The higher quality non-robust and functional sensitizable tests can be found by including the timing information into the test generation process. This chapter presents test generation algorithms that can produce high quality tests based on using the
发表于 2025-3-22 23:21:07 | 显示全部楼层
发表于 2025-3-23 04:41:09 | 显示全部楼层
Allgemeine Methodik der Fäzesuntersuchung“noise faults” such as: distributed delay defects, power bus noise, ground bounce, substrate noise and crosstalk. Analysis shows that excessive noise most of the time leads to delay faults [19]. For example, studies have shown that the increased coupling effects produce interference between signals
发表于 2025-3-23 08:08:18 | 显示全部楼层
Book 1998ddition to expounding such a great deal of information, they have delivered it with utmost clarity. To further the reader‘s understanding many key concepts are illustrated by simple examples. The basic ideas of delay testing have reached a level of maturity that makes them suitable for practice. In
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-4-28 23:03
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表