找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: VLSI Design and Test; 22nd International S S. Rajaram,N.B. Balamurugan,Virendra Singh Conference proceedings 2019 Springer Nature Singapore

[复制链接]
查看: 51484|回复: 57
发表于 2025-3-21 17:58:40 | 显示全部楼层 |阅读模式
书目名称VLSI Design and Test
副标题22nd International S
编辑S. Rajaram,N.B. Balamurugan,Virendra Singh
视频video
丛书名称Communications in Computer and Information Science
图书封面Titlebook: VLSI Design and Test; 22nd International S S. Rajaram,N.B. Balamurugan,Virendra Singh Conference proceedings 2019 Springer Nature Singapore
描述This book constitutes the refereed proceedings of the 22st International Symposium on VLSI Design and Test, VDAT 2018, held in Madurai, India, in June 2018..The 39 full papers and 11 short papers presented together with 8 poster papers were carefully reviewed and selected from 231 submissions. The papers are organized in topical sections named: digital design; analog and mixed signal design; hardware security; micro bio-fluidics; VLSI testing; analog circuits and devices; network-on-chip; memory; quantum computing and NoC; sensors and interfaces.
出版日期Conference proceedings 2019
关键词computer hardware; computer systems; computer networks; microprocessor chips; signal processing; telecomm
版次1
doihttps://doi.org/10.1007/978-981-13-5950-7
isbn_softcover978-981-13-5949-1
isbn_ebook978-981-13-5950-7Series ISSN 1865-0929 Series E-ISSN 1865-0937
issn_series 1865-0929
copyrightSpringer Nature Singapore Pte Ltd. 2019
The information of publication is updating

书目名称VLSI Design and Test影响因子(影响力)




书目名称VLSI Design and Test影响因子(影响力)学科排名




书目名称VLSI Design and Test网络公开度




书目名称VLSI Design and Test网络公开度学科排名




书目名称VLSI Design and Test被引频次




书目名称VLSI Design and Test被引频次学科排名




书目名称VLSI Design and Test年度引用




书目名称VLSI Design and Test年度引用学科排名




书目名称VLSI Design and Test读者反馈




书目名称VLSI Design and Test读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 20:56:28 | 显示全部楼层
发表于 2025-3-22 03:17:29 | 显示全部楼层
发表于 2025-3-22 08:13:27 | 显示全部楼层
发表于 2025-3-22 08:50:18 | 显示全部楼层
发表于 2025-3-22 14:43:59 | 显示全部楼层
发表于 2025-3-22 20:40:17 | 显示全部楼层
1865-0929 a, in June 2018..The 39 full papers and 11 short papers presented together with 8 poster papers were carefully reviewed and selected from 231 submissions. The papers are organized in topical sections named: digital design; analog and mixed signal design; hardware security; micro bio-fluidics; VLSI t
发表于 2025-3-22 22:22:43 | 显示全部楼层
发表于 2025-3-23 04:16:58 | 显示全部楼层
Voltage Level Adapter Design for High Voltage Swing Applications in CMOS Differential Amplifierg other parameters like gain, bandwidth, CMRR etc. This black box achieves its performance consuming less power and minimum circuitry area. All the simulation characterization and validation has been made through UMC 180 nm technology node in Cadence.
发表于 2025-3-23 05:43:52 | 显示全部楼层
Efficient Hardware-Software Codesigns of AES Encryptor and RS-BCH Encoder main processor is used to perform the part of the operation in software and to send/retrieve data to/from the hardware or co-processor. This paper proposes efficient hardware-software codesigns for AES encryptor and RS-BCH concatenated encoder, where the latency and hardware cost lie in between the
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-10 05:29
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表