找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Computer Engineering and Technology; 20th CCF Conference, Weixia Xu,Liquan Xiao,Zhenzhen Zhu Conference proceedings 2016 Springer Nature Si

[复制链接]
楼主: osteomalacia
发表于 2025-3-25 04:45:29 | 显示全部楼层
An AWGR-Based High Performance Optical Interconnect Architecture for Exascale Systemsizing exascale computing is the fundamental challenge of communication networks. We propose a high performance optical interconnect architecture based on Arrayed waveguide grating router (AWGR) with WDM wavelength routing, the inherent parallelism in AWGRs and multi-hop switching provide high scalab
发表于 2025-3-25 07:44:11 | 显示全部楼层
Accelerating Nyström Kernel Independent Component Analysis with Many Integrated Core Architecturel in many practical tasks such as speech separation due to its robustness on varying source distributions. Recently, Nyström-KICA (NKICA) incorporates a low-rank approximation and low-complexity sampling method to reduce the computational complexity of KICA. In this paper, we show that the computati
发表于 2025-3-25 14:59:17 | 显示全部楼层
Conference proceedings 2016 August 2016. .The 21 full papers presented were carefully reviewed and selected from 120 submissions. They are organized in topical sections on processor architecture; application specific processors; computer application and software optimization; technology on the horizon..
发表于 2025-3-25 17:59:41 | 显示全部楼层
1865-0929 are organized in topical sections on processor architecture; application specific processors; computer application and software optimization; technology on the horizon..978-981-10-3158-8978-981-10-3159-5Series ISSN 1865-0929 Series E-ISSN 1865-0937
发表于 2025-3-25 22:19:26 | 显示全部楼层
发表于 2025-3-26 04:11:18 | 显示全部楼层
发表于 2025-3-26 08:21:40 | 显示全部楼层
Opinions on Tax Evasion in Armeniatention time of STT-RAM to explore its different write performance, and propose a novel STT-RAM L1 cache architecture implemented with volatile STT-RAM as well as its related refresh scheme. The performance of proposed design is the same as SRAM L1 cache while its overall power consumption is only 63.8% of the latter one.
发表于 2025-3-26 12:07:23 | 显示全部楼层
Robert W. McGee,Marcelo J. Rossitional single-threshold algorithm, experimental results show that dual-threshold adaptive DVFS can save more power with no obviously performance reduction. The performance of most benchmarks is beyond 90% of the original performance, while the power optimization can be up to 35%.
发表于 2025-3-26 16:01:34 | 显示全部楼层
发表于 2025-3-26 18:23:58 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-5 00:27
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表