找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Circuit and Interconnect Design for RF and High Bit-rate Applications; Hugo Veenstra,John R. Long Book 20081st edition Springer Science+Bu

[复制链接]
查看: 18451|回复: 40
发表于 2025-3-21 17:10:30 | 显示全部楼层 |阅读模式
书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications
编辑Hugo Veenstra,John R. Long
视频video
概述Detailed discussion of on-chip interconnect, including theory, design, modelling and evaluation.Extensive Figure-of-Merit analyses for NPN transistors, which results are used for the design of several
丛书名称Analog Circuits and Signal Processing
图书封面Titlebook: Circuit and Interconnect Design for RF and High Bit-rate Applications;  Hugo Veenstra,John R. Long Book 20081st edition Springer Science+Bu
描述Realizing maximum performance from high bit-rate and RF circuits requires close attention to IC technology, circuit-to-circuit interconnections (i.e., the ‘interconnect’) and circuit design. .Circuit and Interconnet Design for RF and High Bit-rate Applications .covers each of these topics from theory to practice, with sufficient detail to help you produce circuits that are ‘first-time right’. A thorough analysis of the interplay between on-chip circuits and interconnects is presented, including practical examples in high bit-rate and RF applications. Optimum interconnect geometries for the distribution of RF signals are described, together with simple models for standard interconnect geometries that capture characteristic impedance and propagation delay across a broad frequency range. The analyses also covers single-ended and differential geometries, so that the designer can incorporate the effects of interconnections as soon as estimated interconnect lengths are available. Application of interconnect design is illustrated using a 12.5 Gb/s crosspoint switch example taken from a volume production part.
出版日期Book 20081st edition
关键词Avalanche Multiplication; CMOS; Circuit Design; Cross-Connect Switch; Device Metrics; Distributed Capacit
版次1
doihttps://doi.org/10.1007/978-1-4020-6884-3
isbn_softcover978-90-481-7750-9
isbn_ebook978-1-4020-6884-3Series ISSN 1872-082X Series E-ISSN 2197-1854
issn_series 1872-082X
copyrightSpringer Science+Business Media B.V. 2008
The information of publication is updating

书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications影响因子(影响力)




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications影响因子(影响力)学科排名




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications网络公开度




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications网络公开度学科排名




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications被引频次




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications被引频次学科排名




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications年度引用




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications年度引用学科排名




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications读者反馈




书目名称Circuit and Interconnect Design for RF and High Bit-rate Applications读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-22 00:09:30 | 显示全部楼层
发表于 2025-3-22 04:14:49 | 显示全部楼层
发表于 2025-3-22 06:27:29 | 显示全部楼层
发表于 2025-3-22 10:59:48 | 显示全部楼层
发表于 2025-3-22 14:45:00 | 显示全部楼层
Aniceto C. Orbeta Jr,Maria Teresa C. Sancheztical networks. The switch matrix, which forms the core of the cross-connect switch IC, is an excellent example showing that optimum performance can only be obtained when circuits and interconnect are optimised together. For the design and optimisation of the signal distribution inside the matrix, e
发表于 2025-3-22 19:39:29 | 显示全部楼层
发表于 2025-3-22 23:34:36 | 显示全部楼层
International Political Economy Seriestarget is to achieve an output bit-rate of at least 40 Gb/s. Detailed circuit simulations using the SiGe technology also used for the 12.5 Gb/s cross-connect switch described in Chapter 4 revealed that a clock to data delay of approximately 15 ps per latch allows the design of a half-rate PRBS core.
发表于 2025-3-23 01:27:57 | 显示全部楼层
发表于 2025-3-23 07:27:58 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-6-25 11:46
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表