| 书目名称 | VHDL Modeling for Digital Design Synthesis |
| 编辑 | Yu-Chin Hsu,Kevin F. Tsai,Eric S. Lin |
| 视频video | http://file.papertrans.cn/981/980056/980056.mp4 |
| 图书封面 |  |
| 描述 | The purpose of this book is to introduce VHSIC Hardware Description Lan guage (VHDL) and its use for synthesis. VHDL is a hardware description language which provides a means of specifying a digital system over different levels of abstraction. It supports behavior specification during the early stages of a design process and structural specification during the later implementation stages. VHDL was originally introduced as a hardware description language that per mitted the simulation of digital designs. It is now increasingly used for design specifications that are given as the input to synthesis tools which translate the specifications into netlists from which the physical systems can be built. One problem with this use of VHDL is that not all of its constructs are useful in synthesis. The specification of delay in signal assignments does not have a clear meaning in synthesis, where delays have already been determined by the im plementationtechnolo~y. VHDL has data-structures such as files and pointers, useful for simulation purposes but not for actual synthesis. As a result synthe sis tools accept only subsets of VHDL. This book tries to cover the synthesis aspect of VHDL, wh |
| 出版日期 | Book 1995 |
| 关键词 | Hardware; Standard; VHDL; algorithms; design process; digital design; modeling; simulation |
| 版次 | 1 |
| doi | https://doi.org/10.1007/978-1-4615-2343-7 |
| isbn_softcover | 978-1-4613-5993-7 |
| isbn_ebook | 978-1-4615-2343-7 |
| copyright | Springer Science+Business Media New York 1995 |
|Archiver|手机版|小黑屋|
派博传思国际
( 京公网安备110108008328)
GMT+8, 2025-8-4 13:21
发表于 2025-3-21 18:40:34
