找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Smart Small Satellites: Design, Modelling and Development; Proceedings of the I Chander Prakash,V. Sambasiva Rao,D. V. A. Raghava Conferen

[复制链接]
楼主: Perforation
发表于 2025-3-30 08:13:10 | 显示全部楼层
发表于 2025-3-30 13:32:16 | 显示全部楼层
发表于 2025-3-30 17:44:31 | 显示全部楼层
FPGA Implementation of TTC and OBC for a Cubesat,to design and launch a student satellite in Low Earth Orbit and perform on-orbit operations to demonstrate the imaging of the Earth’s surface, high-altitude operations and de-orbiting maneuver. The Telemetry, Tracking and Telecommand (TTC) and On-Board Computer (OBC) subsystem implementation allow t
发表于 2025-3-30 22:39:30 | 显示全部楼层
Thermal Management Scheme for SWIR IDDCA Used in Space Payloads,gement while isolating the IDDCA assembly from the external vibrations and loads. The scheme is validated through implementation on the actual IDDCA & measuring the change in temperature w.r.to time at critical locations.
发表于 2025-3-31 01:27:35 | 显示全部楼层
Hardware and Simulation Comparison of Synchronous Buck Topology for Hi-Rel Applications,help of a simulation software LT-Spice and compared with the hardware test results. High voltage synchronous and current mode controlled Integrated Chip IC is used with external MOSFETs. In addition to efficiency Load regulation of <1% and Output ripple voltage of <1% is achieved in this design.
发表于 2025-3-31 06:00:48 | 显示全部楼层
发表于 2025-3-31 12:41:45 | 显示全部楼层
Design and Implementation of High Frequency Single Output Forward Converter for Space Application,tion along with the input voltage feed forward technique. Lossless snubber is incorporated to improve the core reset process. Converter efficiency is greater than 75% at full load. Inhibition and protection circuits are incorporated. The complete converter is also realized using hybrid microcircuit technology in addition to PCB.
发表于 2025-3-31 15:12:14 | 显示全部楼层
发表于 2025-3-31 20:39:13 | 显示全部楼层
FPGA Implementation of TTC and OBC for a Cubesat, the satellite mission. The use of FPGA in space missions provides high computational power, and parallel processing at relatively lower power consumption. Telemetry encoder and telecommand decoder are implemented in HDL Verilog, and simulation is conducted in the Vivado design suite for Xilinx Zynq 7000 FPGA.
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-21 16:41
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表