Titlebook: Separation Logic for High-level Synthesis; Felix Winterstein Book 2017 Springer International Publishing AG 2017 High-level Synthesis.FPGA

Intersect

https://doi.org/10.1007/978-3-319-53222-6High-level Synthesis; FPGA; Memory System; Dynamic Data Structures; Separation Logic

justify

Introduction,lass of processing devices that are dedicated to an application. This chapter introduces custom computing using FPGAs and high-level synthesis. It discusses the challenges in state-of-the-art high-level synthesis flows and introduces the research contributions made in this thesis.

顶点

嘴唇可修剪

提名的名单

Custom Multi-cache Architectures,application. This chapter presents a high-level synthesis design aid that leverages a memory access analysis of the application to automatically synthesise an application-specific high-performance memory hierarchy.

CLASP

Conclusion,s motivated by the fact that hardware synthesis and design optimisations for heap-manipulating code are beyond the scope of state-of-the-art tools to date. This chapter summarises the research contributions of the thesis and presents an outlook of challenges ahead.

ARCH

978-3-319-85094-8Springer International Publishing AG 2017

雀斑

Separation Logic for High-level Synthesis978-3-319-53222-6Series ISSN 2190-5053 Series E-ISSN 2190-5061

鸵鸟

2190-5053 xtremely timely as the proposed techniques are useful buildi.This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial ‘s

glacial