| 书目名称 | Defect and Fault Tolerance in VLSI Systems | | 副标题 | Volume 2 | | 编辑 | C. H. Stapper,V. K. Jain,G. Saucier | | 视频video | | | 图书封面 |  | | 描述 | Higher circuit densities, increasingly more complex application ohjectives, and advanced packaging technologies have suhstantially increased the need to incorporate defect-tolerance and fault-tolerance in the design of VLSI and WSI systems. The goals of defect-tolerance and fault-tolerance are yield enhancement and improved reliahility. The emphasis on this area has resulted in a new field of interdisciplinary scientific research. I n fact, advanced methods of defect/fault control and tolerance are resulting in enhanced manufacturahility and productivity of integrated circuit chips, VI.SI systems, and wafer scale integrated circuits. In 1987, Dr. W. Moore organized an "International Workshop on Designing for Yield" at Oxford University. Edited papers of that workshop were published in reference [II. The participants in that workshop agreed that meetings of this type should he con tinued. preferahly on a yearly hasis. It was Dr. I. Koren who organized the "IEEE Inter national Workshop on Defect and Fault Tolerance in VLSI Systems" in Springfield Massachusetts the next year. Selected papers from that workshop were puhlished as the first volume of this series [21. | | 出版日期 | Book 1990 | | 关键词 | RAM; SRAM; VLSI; communication; integrated circuit; logic; programming | | 版次 | 1 | | doi | https://doi.org/10.1007/978-1-4757-9957-6 | | isbn_softcover | 978-1-4757-9959-0 | | isbn_ebook | 978-1-4757-9957-6 | | copyright | Springer Science+Business Media New York 1990 |
The information of publication is updating
|
|
发表于 2025-3-21 17:13:26
