找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Communications, Signal Processing, and Systems; Proceedings of the 2 Qilian Liang,Jiasong Mu,Baoju Zhang Conference proceedings 2018 Spring

[复制链接]
楼主: invigorating
发表于 2025-3-23 12:02:59 | 显示全部楼层
发表于 2025-3-23 15:36:50 | 显示全部楼层
Carrier Phase Based Attitude Determination Using Tightly Coupled BDS/INSure the attitude in a high precision were designed. Last, a platform was set up for testing the effectiveness of the algorithm with a single-frequency BDS receiver and an inertial sensor. The results show that the algorithm can effectively improve the measurement accuracy and output frequency of the attitude.
发表于 2025-3-23 18:09:29 | 显示全部楼层
Research and Implementation of the DDR2-Based Shared Memory Switch Fabric for Onboard Switchesey resources consumption can meet the requirements of triple modular redundancy. When the data is 64 bit wide and the system clock is 100 MHz, the peak throughput of the switch fabric can reach 6.4 Gbps.
发表于 2025-3-24 00:42:09 | 显示全部楼层
发表于 2025-3-24 06:24:26 | 显示全部楼层
ACO-GA Combined Algorithm for Solving Spectrum Allocation Problem in D2D Communicationssed. This algorithm combines ant colony algorithm and modified genetic algorithm based on the theory of graph coloring. Simulation results show that ACO-GA combined algorithm performs superior than traditional ant colony algorithm and genetic algorithm on spectrum efficiency and interference cost.
发表于 2025-3-24 08:03:11 | 显示全部楼层
发表于 2025-3-24 14:11:53 | 显示全部楼层
发表于 2025-3-24 17:59:33 | 显示全部楼层
https://doi.org/10.1007/978-3-663-11382-9slice lookup tables while used in a 16 . 16 switch fabric, which can meet the requirements of triple modular Redundancy. The scheme can meet the requirements of 160 Gbps switch fabric with 16, 10 Gbps ports, and the design is implemented in a Xilinx xc6vlx240t FPGA. Typical simulated results are presented to show the availability of the scheme.
发表于 2025-3-24 21:32:49 | 显示全部楼层
,Ausführung von Solargeneratoren,mproves the system reliability and the ability of recovery from failure. The iSLIP algorithm with the function of load balancing is used in a 16 . 16 CIOQ switch, and the whole switch fabric is implemented in a Xilinx xc7vx690t FPGA. Typical simulated results are given and analysized.
发表于 2025-3-25 02:42:43 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-7-1 08:12
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表