| 期刊全称 | A Practical Guide for SystemVerilog Assertions | | 影响因子2023 | Srikanth Vijayaraghavan,Meyyappan Ramanathan | | 视频video | | | 发行地址 | There is only one book available in the market which was published in the first week of December 2004 which concentrates mainly on the language analysis and tool consumption of assertions, while this | | 图书封面 |  | | 影响因子 | .SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench. Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively. Traditionally, engineers are used to writing verilog test benches that help simulate their design. Verilog is a procedural language and is very limited in capabilities to handle the complex Asic‘s built today. SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism. This provides the designers a very strong tool to solve their verification problems. While the language is built solid, the thinking is very different from the user‘s perspective when compared to standard verilog language. The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book will be the practical guide that will help people to understand this new methodology..."Today‘s SoC | | Pindex | Book 2005 |
The information of publication is updating
|
|
发表于 2025-3-21 17:26:36
