找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: VLSI Placement and Global Routing Using Simulated Annealing; Carl Sechen Book 1988 Kluwer Academic Publishers, Boston 1988 Modulation.Phas

[复制链接]
查看: 6805|回复: 43
发表于 2025-3-21 19:27:41 | 显示全部楼层 |阅读模式
书目名称VLSI Placement and Global Routing Using Simulated Annealing
编辑Carl Sechen
视频video
丛书名称The Springer International Series in Engineering and Computer Science
图书封面Titlebook: VLSI Placement and Global Routing Using Simulated Annealing;  Carl Sechen Book 1988 Kluwer Academic Publishers, Boston 1988 Modulation.Phas
描述From my B.E.E degree at the University of Minnesota and right through my S.M. degree at M.I.T., I had specialized in solid state devices and microelectronics. I made the decision to switch to computer-aided design (CAD) in 1981, only a year or so prior to the introduction of the simulated annealing algorithm by Scott Kirkpatrick, Dan Gelatt, and Mario Vecchi of the IBM Thomas 1. Watson Research Center. Because Prof. Alberto Sangiovanni-Vincentelli, my UC Berkeley advisor, had been a consultant at IBM, I re­ ceived a copy of the original IBM internal report on simulated annealing approximately the day of its release. Given my background in statistical mechanics and solid state physics, I was immediately impressed by this new combinatorial optimization technique. As Prof. Sangiovanni-Vincentelli had suggested I work in the areas of placement and routing, it was in these realms that I sought to explore this new algorithm. My flJ‘St implementation of simulated annealing was for an island-style gate array placement problem. This work is presented in the Appendix of this book. I was quite struck by the effect of a nonzero temperature on what otherwise appears to be a random in­ terchange
出版日期Book 1988
关键词Modulation; Phase; Standard; VLSI; circuit; combinatorial optimization; computer; computer-aided design (CA
版次1
doihttps://doi.org/10.1007/978-1-4613-1697-8
isbn_softcover978-1-4612-8957-9
isbn_ebook978-1-4613-1697-8Series ISSN 0893-3405
issn_series 0893-3405
copyrightKluwer Academic Publishers, Boston 1988
The information of publication is updating

书目名称VLSI Placement and Global Routing Using Simulated Annealing影响因子(影响力)




书目名称VLSI Placement and Global Routing Using Simulated Annealing影响因子(影响力)学科排名




书目名称VLSI Placement and Global Routing Using Simulated Annealing网络公开度




书目名称VLSI Placement and Global Routing Using Simulated Annealing网络公开度学科排名




书目名称VLSI Placement and Global Routing Using Simulated Annealing被引频次




书目名称VLSI Placement and Global Routing Using Simulated Annealing被引频次学科排名




书目名称VLSI Placement and Global Routing Using Simulated Annealing年度引用




书目名称VLSI Placement and Global Routing Using Simulated Annealing年度引用学科排名




书目名称VLSI Placement and Global Routing Using Simulated Annealing读者反馈




书目名称VLSI Placement and Global Routing Using Simulated Annealing读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 20:27:14 | 显示全部楼层
Introduction, in a .. Each time one or two three-input NANDs are required to be laid out, the designer can simply copy the layout from the cell library. In this fashion, a manual layout step need be applied only once for each unique cell type. Full characterization, including verification and simulation, is simi
发表于 2025-3-22 00:39:12 | 显示全部楼层
发表于 2025-3-22 06:16:38 | 显示全部楼层
Macro/Custom Cell Chip-Planning, Placement, and Global Routing,al ordering as well as a particular edge or edges of a cell. The placement of a single pin, a group of pins, or a sequence of pins may be specified as being restricted to either one cell edge, two cell edges, or any of the edges.
发表于 2025-3-22 09:49:08 | 显示全部楼层
Book 1988t to explore this new algorithm. My flJ‘St implementation of simulated annealing was for an island-style gate array placement problem. This work is presented in the Appendix of this book. I was quite struck by the effect of a nonzero temperature on what otherwise appears to be a random in­ terchange
发表于 2025-3-22 16:27:57 | 显示全部楼层
发表于 2025-3-22 20:49:32 | 显示全部楼层
Carl Sechened into a Verilog description which is inserted into a Verilog template describing the general DPA. Then the whole Verilog code is used as input for an FPGA synthesizing tool which generates the application-specific DPA. Two different DPAs are generated, a “.” and a “.” DPA. The horizontal DPA uses
发表于 2025-3-22 22:25:27 | 显示全部楼层
Carl Sechento critical operations..To evaluate, we analyze robustness and quality-of-service of an H.264 video decoder. Using classification results, we map unreliable arithmetic operations onto probabilistic components of a simulated ARM-based architecture, while the remaining operations use deterministic com
发表于 2025-3-23 04:37:45 | 显示全部楼层
发表于 2025-3-23 05:51:46 | 显示全部楼层
Carl Sechen phenomena. Our result is that scalability across fields can be interpreted as a tradeoff in three dimensions between too competitive and too cooperative processing schemes, too little information sharing and too much information sharing, while finding a balance between neither underusing nor deplet
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-7 20:33
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表