书目名称 | SystemVerilog for Verification | 副标题 | A Guide to Learning | 编辑 | Chris Spear | 视频video | http://file.papertrans.cn/886/885068/885068.mp4 | 概述 | Provides extensive coverage of system verilog contructs such as object oriented programming, randomization, and functional coverage.Builds on Verilog 1009 and 2001 codes.Includes supplementary materia | 图书封面 |  | 描述 | .SystemVerilog for Verification provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The authors explain methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. It also reviews SystemVerilog 3.0 topics such as interfaces and data types...For hardware engineers, the book has several chapters with detailed explanations of Object Oriented Programming based on years of teaching OOP to hundreds of students. For software engineers, there is a wealth of information on testbenches, multithreaded code, and interfacing to hardware designs. The reader only needs to know the Verilog 1995 standard.. | 出版日期 | Book 20061st edition | 关键词 | Hardware; Interface; Software; Spear; SystemVerilog; Verilog; communication; design; methodology concepts; pr | 版次 | 1 | doi | https://doi.org/10.1007/b138536 | isbn_ebook | 978-0-387-27038-8 | copyright | Springer-Verlag US 2006 |
The information of publication is updating
|
|