| 书目名称 | SystemVerilog for Verification | | 副标题 | A Guide to Learning | | 编辑 | Chris Spear | | 视频video | | | 概述 | Includes a new chapter on “Interfacing to C”.Contains a new chapter with a complete constrained random testbench for an ATM switch.Improves previous chapters with new sections on OOP and directed test | | 图书封面 |  | | 描述 | .SystemVerilog for Verification, Second Edition provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. It also reviews SystemVerilog 3.0 topics such as interfaces and data types...This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch. This edition also includes a new chapter that covers “Interfacing to C” and many new and improved examples and explanations. ..For hardware engineers, the book has several chapters with detailed explanations of Object Oriented Programming based on years of teaching OOP to hundreds of students. For software engineers, there is a wealth of information on testbenches, multithreaded code, and interfacing to hardware designs. The reader only needs to know the Verilog 1995 standard. | | 出版日期 | Book 20082nd edition | | 关键词 | Hardware; SystemVerilog; Verilog; field-effect transistor; integrated circuit; simulation; static-inductio | | 版次 | 2 | | doi | https://doi.org/10.1007/978-0-387-76530-3 | | isbn_softcover | 978-1-4419-4561-7 | | isbn_ebook | 978-0-387-76530-3 | | copyright | Springer-Verlag US 2008 |
The information of publication is updating
|
|
发表于 2025-3-21 18:14:41
