Titlebook: Switched-Capacitor Techniques for High-Accuracy Filter and ADC Design; Patrick J. Quinn,Arthur H. M. Van Roermund Book 2007 Springer Scien

新陈代谢

High-Accuracy d-QR SC BPF Design and Measurements,redistribution (δ-.) and orthogonal hardware redistribution (OHM). The first BPF to be presented is called a TV Cloche filter and is required in conventional terrestrial television receivers for high-frequency de-emphasis of SECAM TV video signals[72]. It is one of the most difficult TV filters to i

refine

tariff

FLIRT

Capacitor Matching Insensitive High-Resolution Low-Power ADC Concept,thout requiring precisely matching and linear components. A 1.5-bit algorithmic stage based on this floatinghold- buffer is presented and analysed in which voltage multiplication is replaced by voltage addition. The new technique is compared against existing techniques from the literature and the re

做事过头

High-Accuracy ADC Design and Measurements,ew is given of both measurement type and signal-chain type ADCs. Next, a new flexible track-and-hold (T&H) is presented and discussed. The circuit implementation of the proposed cyclic ADC is then presented. A separate section is devoted to a proposed single-ended OTA with high CMRR, since it is a k

CLAN

1872-082X arasitic capacitance). However, the proposed techniques are just as amenable to further digital accuracy enhancement via calibration and/or correction as traditional methods. Two popular application areas are e978-90-481-7585-7978-1-4020-6258-2Series ISSN 1872-082X Series E-ISSN 2197-1854

发展

AUGER

Introduction,mean that the number of transistors on the same size chip doubles every two years [4] (originally every three years[3]). DSP capability has, indeed, increased by two orders of magnitude in the past decade. On the other hand, ADC resolution, for each application frequency range, has increased by only

fructose

ADC Design at Black-Box Level,lled, in this chapter, for how they affect the quality of the conversion process from analogue to digital. Finally, models are proposed to represent the ADC conversion efficiency. Limits are derived for the minimum signal-to-noise ratio and minimum power of the generic ADC.

投票