找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Reliable Software Technologies - Ada-Europe 2010; 15th Ada-Europe Inte Jorge Real,Tullio Vardanega Conference proceedings 2010 The Editor(s

[复制链接]
楼主: Chylomicron
发表于 2025-3-23 10:18:57 | 显示全部楼层
What to Make of Multicore Processors for Reliable Real-Time Systems?ability embedded real-time systems. Appealing aspects of this development include the ability to process more instructions per second and more instructions per watt. However, not all problems are amenable to parallel decomposition, and for those that are, designing a correct scalable solution can be
发表于 2025-3-23 15:44:23 | 显示全部楼层
发表于 2025-3-23 21:46:48 | 显示全部楼层
Dispatching Domains for Multiprocessor Platforms and Their Representation in Adalatforms it provides no explicit support. If Ada is going to be an effective language for multiprocessor real-time systems then it needs to address the mapping issue that will allow the programmer to express their requirements for task to processor affinity. A number of different mapping and schedul
发表于 2025-3-23 23:57:10 | 显示全部楼层
Implementing Multicore Real-Time Scheduling Algorithms Based on Task Splitting Using Ada 2012ications with hard real-time requirements is non-trivial. Well-known real-time scheduling algorithms in the uniprocessor context (Rate-Monotonic [1] or Earliest-Deadline-First [1]) do not perform well on multiprocessors. For this reason the scientific community in the area of real-time systems has p
发表于 2025-3-24 04:13:28 | 显示全部楼层
发表于 2025-3-24 09:35:27 | 显示全部楼层
发表于 2025-3-24 14:32:04 | 显示全部楼层
发表于 2025-3-24 17:47:41 | 显示全部楼层
Static Versioning of Global State for Race Condition Detectionome inconsistent and result in unpredictable behavior of the software. Much work has been published on analyses to identify access sites to shared data which do not conform to an accepted synchronization pattern. However, those algorithms usually cannot determine if a computation will use a consiste
发表于 2025-3-24 21:23:34 | 显示全部楼层
Using Hardware Support for Scheduling with Ada to handle a large number, or high rate, of external stimuli (interrupts) exacerbates the processor loading problem by compromising ideal processor behaviour through the disruption of performance enhancing features, such as of pipelines and cache memories. This paper reports on the use of Ada with a
发表于 2025-3-25 00:31:46 | 显示全部楼层
Cache-Aware Development of High-Integrity Systemsbehavior of applications. It is a well known fact that the adoption of hardware acceleration features such as caches may affect both the safeness and the tightness of timing analysis. In this paper we discuss how the industrial development process may gain control over the unpredictability of cache
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-6-11 05:49
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表