Titlebook: On-Chip Inductance in High Speed Integrated Circuits; Yehea I. Ismail,Eby G. Friedman Book 2001 Kluwer Academic Publishers 2001 CMOS.Count

Fuctionary

书目名称On-Chip Inductance in High Speed Integrated Circuits影响因子(影响力)




书目名称On-Chip Inductance in High Speed Integrated Circuits影响因子(影响力)学科排名




书目名称On-Chip Inductance in High Speed Integrated Circuits网络公开度




书目名称On-Chip Inductance in High Speed Integrated Circuits网络公开度学科排名




书目名称On-Chip Inductance in High Speed Integrated Circuits被引频次




书目名称On-Chip Inductance in High Speed Integrated Circuits被引频次学科排名




书目名称On-Chip Inductance in High Speed Integrated Circuits年度引用




书目名称On-Chip Inductance in High Speed Integrated Circuits年度引用学科排名




书目名称On-Chip Inductance in High Speed Integrated Circuits读者反馈




书目名称On-Chip Inductance in High Speed Integrated Circuits读者反馈学科排名

未成熟

Book 2001e accurate interconnect models arerequired to manage the changing physical characteristics of integratedcircuits. Currently, .RC. models are used to analyze highresistance nets while capacitive models are used for less resistiveinterconnect. However, on-chip inductance is becoming more importantwith

Compass

nugatory

uveitis

Basic Transmission Line Theory,tance on the repeater insertion process is introduced later in this research monograph, some background behind the process of inserting repeaters into . interconnect is introduced in section 2.3 [39]-[45].

Digest

Characterizing Inductance Effects in , Trees,for the purpose of evaluating inductance effects. Rather, the entire tree should be examined for inductance effects as a single structure since a large interaction occurs among the different branches. It is therefore shown that applying a single line analysis to an . tree can cause misleading conclusions.

主动脉

Immobilize

Mosfet Current T-Voltage Characteristics,is review of long channel behavior is followed in section 4.2 by a discussion of the alpha power law model that is used to characterize the current-voltage behavior of a MOSFET transistor in deep submicrometer CMOS technologies [108].

DEFER

Effects of Inductance On The Propagation Delay and Repeater Insertion Process in , Lines,hapter is to highlight the significance of increasing inductance effects in current high performance digital integrated circuits with respect to on-chip interconnect and repeater insertion in . lines.

Hyperalgesia

Conclusions, of three models: a short-circuit for short, low resistance, low capacitance wires with high output impedance drivers, a lumped capacitance for those wires with low total resistance relative to the driver output resistance with non-negligible capacitance, and an . distributed impedance for longer, highly resistive wires.