找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications; Gaurav Singh,Sandeep K. Shukla Book 2010 Springer Science+Bus

[复制链接]
查看: 53839|回复: 45
发表于 2025-3-21 17:45:25 | 显示全部楼层 |阅读模式
书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
编辑Gaurav Singh,Sandeep K. Shukla
视频video
概述Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at higher level o
图书封面Titlebook: Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications;  Gaurav Singh,Sandeep K. Shukla Book 2010 Springer Science+Bus
描述Human lives are getting increasingly entangled with technology, especially comp- ing and electronics. At each step we take, especially in a developing world, we are dependent on various gadgets such as cell phones, handheld PDAs, netbooks, me- cal prosthetic devices, and medical measurement devices (e.g., blood pressure m- itors, glucometers). Two important design constraints for such consumer electronics are their form factor and battery life. This translates to the requirements of reduction in the die area and reduced power consumption for the semiconductor chips that go inside these gadgets. Performance is also important, as increasingly sophisticated applications run on these devices, and many of them require fast response time. The form factor of such electronics goods depends not only on the overall area of the chips inside them but also on the packaging, which depends on thermal ch- acteristics. Thermal characteristics in turn depend on peak power signature of the chips. As a result, while the overall energy usage reduction increases battery life, peak power reduction in?uences the form factor. One more important aspect of these electronic equipments is that every 6 months o
出版日期Book 2010
关键词CAOS; Circuit Design; Concurrent Action-Oriented Specifications; Embedded Systems; Formal Verification; H
版次1
doihttps://doi.org/10.1007/978-1-4419-6481-6
isbn_softcover978-1-4899-8702-0
isbn_ebook978-1-4419-6481-6
copyrightSpringer Science+Business Media, LLC 2010
The information of publication is updating

书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications影响因子(影响力)




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications影响因子(影响力)学科排名




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications网络公开度




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications网络公开度学科排名




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications被引频次




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications被引频次学科排名




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications年度引用




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications年度引用学科排名




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications读者反馈




书目名称Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 23:06:09 | 显示全部楼层
发表于 2025-3-22 03:27:38 | 显示全部楼层
发表于 2025-3-22 07:17:55 | 显示全部楼层
发表于 2025-3-22 10:31:59 | 显示全部楼层
发表于 2025-3-22 14:28:33 | 显示全部楼层
发表于 2025-3-22 18:37:57 | 显示全部楼层
Dynamic Power Optimizations,ction of dynamic power during the CAOS-based synthesis process and produce RTL that can be synthesized into power-efficient hardware. We also present experimental results to show that when a CAOS specification is compiled using these algorithms, the resulting hardware (without any additional gate-le
发表于 2025-3-22 21:29:00 | 显示全部楼层
发表于 2025-3-23 02:41:19 | 显示全部楼层
Verifying Peak Power Optimizations Using SPIN Model Checker,ed design, disabling appropriate actions in a clock cycle for reducing its peak power should not alter the functional behavior of the design. This is because for well-written CAOS designs, re-scheduling of the actions of a design for reducing its peak power will enable appropriate set of actions for
发表于 2025-3-23 07:02:36 | 显示全部楼层
Epilogue,the area of synthesis of low-power hardware designs from CAOS and their verification. This book focuses on solving the problems of generation of power-optimized hardware using CAOS and verification of the synthesized low-power hardware..Power consumption of hardware designs has become a critical met
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-6-26 14:57
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表