找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Integrated Formal Methods; 19th International C Nikolai Kosmatov,Laura Kovács Conference proceedings 2025 The Editor(s) (if applicable) and

[复制链接]
楼主: Magnanimous
发表于 2025-3-25 06:13:48 | 显示全部楼层
发表于 2025-3-25 08:10:21 | 显示全部楼层
发表于 2025-3-25 15:44:50 | 显示全部楼层
Implementing, Specifying, and Verifying the QOI Format in Dafny: A Case Studyssion algorithm that aims to be simple, have a good compression ratio and be fast to execute. We present the choices we make in the implementation and the specification, which enable the verification effort.
发表于 2025-3-25 16:40:01 | 显示全部楼层
发表于 2025-3-25 23:53:28 | 显示全部楼层
Proving Termination via Measure Transfer in Equivalence Checkingose derived from definitions of functions. For such inductive proofs to be sound, it is necessary to establish that the functions terminate, which is a challenging problem on its own. In this paper, we consider termination in the context of equivalence checking of a candidate program against a prova
发表于 2025-3-26 03:22:53 | 显示全部楼层
PLACIDUS: Engineering Product Lines of Rigorous Assurance Casesy evidence artifacts (e.g., test results, proofs). ACs can also be studied as formal objects in themselves, such that formal methods can be used to establish their correctness. Creating rigorous ACs is particularly challenging in the context of software product lines (SPLs), wherein a family of rela
发表于 2025-3-26 08:20:25 | 显示全部楼层
Stateful Functional Modeling with Refinement (a Lean4 Framework)rt a step-wise refinement methodology inspired by the Event-B formal method. The implementation provides the main Event-B constructions such as contexts, machines, events and, most importantly, the associated refinement principles. We also experiment with extensions such as event combinators and fun
发表于 2025-3-26 11:31:03 | 显示全部楼层
Modeling Register Pairs in CompCerta machine-checkable correctness proof. We introduce CompCert., an extension of the CompCert compiler, which incorporates the modeling of register pairs. This enhancement targets 32-bit architectures, such as the 32-bit Arm, which combine two registers to support 64-bit operands. So far, CompCert abs
发表于 2025-3-26 13:12:25 | 显示全部楼层
Monitoring Extended Hypernode Logicirst, we split the stutter-reduced prefix predicate into an explicit stutter-reduction operator and the classical prefix predicate on words. This change gives hypernode logic the ability to combine synchronous and asynchronous reasoning by explicitly stating which parts of traces can stutter. Second
发表于 2025-3-26 18:31:42 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-23 14:09
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表