找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Integrated Circuit Defect-Sensitivity: Theory and Computational Models; José Pineda Gyvez Book 1993 Springer Science+Business Media New Yo

[复制链接]
查看: 17284|回复: 45
发表于 2025-3-21 20:01:10 | 显示全部楼层 |阅读模式
书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models
编辑José Pineda Gyvez
视频video
丛书名称The Springer International Series in Engineering and Computer Science
图书封面Titlebook: Integrated Circuit Defect-Sensitivity: Theory and Computational Models;  José Pineda Gyvez Book 1993 Springer Science+Business Media New Yo
描述The history of this book begins way back in 1982. At that time a research proposal was filed with the Dutch Foundation for Fundamental Research on Matter concerning research to model defects in the layer structure of integrated circuits. It was projected that the results may be useful for yield estimates, fault statistics and for the design of fault tolerant structures. The reviewers were not in favor of this proposal and it disappeared in the drawers. Shortly afterwards some microelectronics industries realized that their survival may depend on a better integration between technology-and design-laboratories. For years the "silicon foundry" concept had suggested a fairly rigorous separation between the two areas. The expectation was that many small design companies would share the investment into the extremely costful Silicon fabrication plants while designing large lots of application-specific integrated circuits (ASIC‘s). Those fabrication plants would be concentrated with only a few market leaders.
出版日期Book 1993
关键词circuit; design; electronics; integrated circuit; microelectronics; model; modeling
版次1
doihttps://doi.org/10.1007/978-1-4615-3158-6
isbn_softcover978-1-4613-6383-5
isbn_ebook978-1-4615-3158-6Series ISSN 0893-3405
issn_series 0893-3405
copyrightSpringer Science+Business Media New York 1993
The information of publication is updating

书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models影响因子(影响力)




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models影响因子(影响力)学科排名




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models网络公开度




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models网络公开度学科排名




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models被引频次




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models被引频次学科排名




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models年度引用




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models年度引用学科排名




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models读者反馈




书目名称Integrated Circuit Defect-Sensitivity: Theory and Computational Models读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 20:49:02 | 显示全部楼层
Defect Semantics and Yield Modeling,luding the necessary relationship between process induced defects and faults[24,42,74,94].The second main topic is an objective discussion on yield modeling, it’s difficulties and development through the last 30 years.
发表于 2025-3-22 03:57:36 | 显示全部楼层
Introduction,it area (defect density). By understanding the effect of defects in IC designs, it is possible to devise yield tolerant methodologies, e.g. module allocation with “balanced defect sensitivities”, “defect tolerant” driven techniques for placement and routing, etc.
发表于 2025-3-22 06:01:14 | 显示全部楼层
发表于 2025-3-22 08:45:34 | 显示全部楼层
Single Defect Multiple Layer (SDML) Model, either a short or a break. Yet if the defect falls in the poly-diffusion area of a transistor it can be fatal even if it does not totally break the geometrical pattern. It is thus not sufficient to extract single-layer critical areas if either an accurate yield prediction or a realistic layout to fault extraction are desired.
发表于 2025-3-22 15:42:23 | 显示全部楼层
IC Yield Prediction and Single Layer Critical Areas,s implementing the same function. The layout styles are Standard Cells (STD), Programmable Logic Array (PLA), and Transistor Gate Matrix (TM), see Fig. 7.1. The technology is CMOS of 2µm of minimum resolution features.
发表于 2025-3-22 17:31:52 | 显示全部楼层
发表于 2025-3-23 00:53:06 | 显示全部楼层
The Springer International Series in Engineering and Computer Sciencehttp://image.papertrans.cn/i/image/468443.jpg
发表于 2025-3-23 04:59:47 | 显示全部楼层
发表于 2025-3-23 07:47:38 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-8 07:50
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表