Titlebook: High Performance Computing - HiPC 2002; 9th International Co Sartaj Sahni,Viktor K. Prasanna,Uday Shukla Conference proceedings 2002 Spring

诽谤

atopic

Accelerating the CKY Parsing Using FPGAsor context-free grammars. Given a context-free grammar . and a string ., the CKY parsing determines if . derives .. We have developed a hardware generator that creates a Verilog HDL source to perform the CKY parsing for any given context-free grammar .. The created source is embedded in an FPGA usin

CORE

Anticoagulant

Evaluating Arithmetic Expressions Using Tree Contraction: A Fast and Scalable Parallel Implementatio parallel computer. In this paper, we develop new techniques for designing a uniform shared-memory algorithm from a PRAM algorithm and present the results of an extensive experimental study demonstrating that the resulting programs scale nearly linearly across a significant range of processors and a

教唆

Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance technique to reduce leakage power in L1 instruction caches of high performance microprocessors, by eliminating basic blocks from the cache, as soon as they are dead. The effect of this dead block elimination in cache on both the power consumption of the I-cache and the performance of the processor

广告

愤愤不平

cunning

鄙视

戏法

Field Programmable Systemsby heterogeneous architectures. In addition to programmable logic, routing and inputs/outputs, they feature soft and hard microprocessors, bus and memory hierarchies, digital signal processing cores and gigabit communications channels. These devices are targeted at high performance computing applica