找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: High Performance Computing - HiPC 2007; 14th International C Srinivas Aluru,Manish Parashar,Viktor K. Prasanna Conference proceedings 2007

[复制链接]
楼主: concession
发表于 2025-3-26 23:34:13 | 显示全部楼层
发表于 2025-3-27 01:44:29 | 显示全部楼层
发表于 2025-3-27 05:39:59 | 显示全部楼层
A Speed-Area Optimization of Full Search Block Matching Hardware with Applications in High-Definitioper proposes some techniques to increase the speed and reduce the area requirements of an FSBM hardware. These techniques are based on modifications of the Sum-of-Absolute-Differences (SAD) computation and the MacroBlock (MB) searching strategy. The design of an FSBM architecture based on the propos
发表于 2025-3-27 12:03:40 | 显示全部楼层
Evaluating ISA Support and Hardware Support for Recursive Data Layoutse row-major and column-major [3][12]. However, recursive data layouts require non-traditional address computation which involves bit-level manipulations that are not supported in current processors. As such, a number of software-based address computation techniques have been developed ranging from t
发表于 2025-3-27 17:26:03 | 显示全部楼层
qTLB: Looking Inside the Look-Aside Bufferor the application running on the core, due to the constant flushing of entries on context switches. Recent technologies like virtualization enable independent execution of software domains leading to performance issues because of interesting dynamics at the shared hardware resources. The advent of
发表于 2025-3-27 20:12:27 | 显示全部楼层
Analysis of x86 ISA Condition Codes Influence on Superscalar Executionarchitecture includes some of those characteristics. In particular, it is well know the negative impact of condition codes usage. In a coarse approximation, they can be considered responsible for a greater code coupling. Moreover, several in-depth works show that they introduce additional complexity
发表于 2025-3-28 01:37:34 | 显示全部楼层
发表于 2025-3-28 02:30:41 | 显示全部楼层
Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors node, which must be accessed on every cache miss before any coherence action can be performed. In this work we present a new protocol that moves the role of storing up-to-date coherence information (and thus ensuring totally ordered accesses) from the home node to one of the sharing caches. Our pro
发表于 2025-3-28 09:44:30 | 显示全部楼层
发表于 2025-3-28 11:40:26 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-21 19:06
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表