找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Full-Chip Nanometer Routing Techniques; Tsung-Yi Ho,Yao-Wen Chang,Sao-Jie Chen Book 2007 Springer Science+Business Media B.V. 2007 Design

[复制链接]
查看: 40801|回复: 38
发表于 2025-3-21 19:52:44 | 显示全部楼层 |阅读模式
书目名称Full-Chip Nanometer Routing Techniques
编辑Tsung-Yi Ho,Yao-Wen Chang,Sao-Jie Chen
视频videohttp://file.papertrans.cn/350/349497/349497.mp4
概述Describes a full-chip nanometer routing techniques.A detailed description on the modern VLSI routing problems.Multilevel optimization on routing design to solve the chip complexity problem
丛书名称Analog Circuits and Signal Processing
图书封面Titlebook: Full-Chip Nanometer Routing Techniques;  Tsung-Yi Ho,Yao-Wen Chang,Sao-Jie Chen Book 2007 Springer Science+Business Media B.V. 2007 Design
描述.At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture...In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and t
出版日期Book 2007
关键词Design for manufacturing; Multilevel optimization; Signal integrity; VLSI; VLSI physical design; VLSI rou
版次1
doihttps://doi.org/10.1007/978-1-4020-6195-0
isbn_softcover978-90-481-7562-8
isbn_ebook978-1-4020-6195-0Series ISSN 1872-082X Series E-ISSN 2197-1854
issn_series 1872-082X
copyrightSpringer Science+Business Media B.V. 2007
The information of publication is updating

书目名称Full-Chip Nanometer Routing Techniques影响因子(影响力)




书目名称Full-Chip Nanometer Routing Techniques影响因子(影响力)学科排名




书目名称Full-Chip Nanometer Routing Techniques网络公开度




书目名称Full-Chip Nanometer Routing Techniques网络公开度学科排名




书目名称Full-Chip Nanometer Routing Techniques被引频次




书目名称Full-Chip Nanometer Routing Techniques被引频次学科排名




书目名称Full-Chip Nanometer Routing Techniques年度引用




书目名称Full-Chip Nanometer Routing Techniques年度引用学科排名




书目名称Full-Chip Nanometer Routing Techniques读者反馈




书目名称Full-Chip Nanometer Routing Techniques读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 21:30:09 | 显示全部楼层
第149497主题贴--第2楼 (沙发)
发表于 2025-3-22 00:45:59 | 显示全部楼层
板凳
发表于 2025-3-22 08:04:51 | 显示全部楼层
第4楼
发表于 2025-3-22 08:58:50 | 显示全部楼层
5楼
发表于 2025-3-22 14:29:05 | 显示全部楼层
6楼
发表于 2025-3-22 21:07:29 | 显示全部楼层
7楼
发表于 2025-3-23 00:21:02 | 显示全部楼层
8楼
发表于 2025-3-23 05:14:16 | 显示全部楼层
9楼
发表于 2025-3-23 06:18:17 | 显示全部楼层
10楼
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 吾爱论文网 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
QQ|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-9-12 16:21
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表