Titlebook: Embedded Computer Systems: Architectures, Modeling, and Simulation; 5th International Wo Timo D. Hämäläinen,Andy D. Pimentel,Stamatis Vassi

危险

才能

范围广

Power-Aware Branch Logic: A Hardware Based Technique for Filtering Access to Branch Logicposed scheme reduces the energy consumed in BTB and branch predictor. For reducing the energy consumption in the BTB and the branch predictor, we present an aggressive hardware-based scheme that reduces the number of access to the BTB and the branch predictor. Moreover, compared with general branch

串通

Mawkish

Conference proceedings 2005e quiet and - spiring northern mountainside of the Mediterranean island of Samos. As a tradition, the workshop features workshop presentations in the morning, while after lunch all kinds of informal discussions and nut-cracking gatherings take place. The workshop is unique in the sense that not only

surrogate

Interprocedural Optimization for Dynamic Hardware Configurationshe proposed algorithm allows the anticipation of hardware configuration instructions up to the application’s main procedure. The presented results show that our optimization produces a reduction of up to 3 – 5 order of magnitude of the number of executed hardware configuration instructions.

Cardioversion

glomeruli

Automatic FIR Filter Generation for FPGAsl memory with external communication, and (b), . to achieve higher throughput and smaller latencies. Furthermore, our filter generator allows for design space exploration to tackle trade-offs in cost and speed. Finally, synthesizable VHDL code is generated and mapped to an FPGA, the results are compared with a commercial filter generator.

Fsh238

Two-Dimensional Fast Cosine Transform for Vector-STA Architecturescalable level of parallelism. The 2D-VDCT algorithm can be implemented in a matrix oriented language and a suitable compiler generates code for our family of STA (Synchronous Transfer Architecture) vector architectures with different amounts of SIMD-parallelism. We show in this paper how important speedup factors are achieved by this methodology.

通情达理

FPL-3E: Towards Language Support for Reconfigurable Packet Processing Results show that . can perform complex processing at gigabit speeds. The proposed framework can be used to execute such diverse tasks as load balancing, traffic monitoring, firewalling and intrusion detection directly at the critical high-bandwidth links (e.g., in enterprise gateways).