书目名称 | Designing 2D and 3D Network-on-Chip Architectures | 编辑 | Konstantinos Tatas,Kostas Siozios,Axel Jantsch | 视频video | | 概述 | Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect.Enables readers to exploit parallelism in processor architecture, with interconnect des | 图书封面 |  | 描述 | This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies. | 出版日期 | Book 2014 | 关键词 | 3D Network-on-Chip; Embedded Systems Design; Integrated Circuit Design; Low-power Network-on-Chip; Netwo | 版次 | 1 | doi | https://doi.org/10.1007/978-1-4614-4274-5 | isbn_softcover | 978-1-4939-4550-4 | isbn_ebook | 978-1-4614-4274-5 | copyright | Springer Science+Business Media New York 2014 |
The information of publication is updating
|
|