找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Design and Testing of Reversible Logic; Ashutosh Kumar Singh,Masahiro Fujita,Anand Mohan Book 2020 Springer Nature Singapore Pte Ltd. 2020

[复制链接]
查看: 11717|回复: 53
发表于 2025-3-21 17:45:19 | 显示全部楼层 |阅读模式
书目名称Design and Testing of Reversible Logic
编辑Ashutosh Kumar Singh,Masahiro Fujita,Anand Mohan
视频video
概述Covers the current research under design, synthesis, and testing on a single platform.Discusses numerous step-by-step methodologies for each stream.Provides applications of reversible logic to emergin
丛书名称Lecture Notes in Electrical Engineering
图书封面Titlebook: Design and Testing of Reversible Logic;  Ashutosh Kumar Singh,Masahiro Fujita,Anand Mohan Book 2020 Springer Nature Singapore Pte Ltd. 2020
描述The book compiles efficient design and test methodologies for the implementation of reversible logic circuits. The methodologies covered in the book are design approaches, test approaches, fault tolerance in reversible circuits and physical implementation techniques. The book also covers the challenges and the reversible logic circuits to meet these challenges stimulated during each stage of work cycle. The novel computing paradigms are being explored to serve as a basis for fast and low power computation.
出版日期Book 2020
关键词Reversible Logic Circuits; Design & Automation; Design for Testability; Fault Tolerance Computing; Emerg
版次1
doihttps://doi.org/10.1007/978-981-13-8821-7
isbn_softcover978-981-13-8823-1
isbn_ebook978-981-13-8821-7Series ISSN 1876-1100 Series E-ISSN 1876-1119
issn_series 1876-1100
copyrightSpringer Nature Singapore Pte Ltd. 2020
The information of publication is updating

书目名称Design and Testing of Reversible Logic影响因子(影响力)




书目名称Design and Testing of Reversible Logic影响因子(影响力)学科排名




书目名称Design and Testing of Reversible Logic网络公开度




书目名称Design and Testing of Reversible Logic网络公开度学科排名




书目名称Design and Testing of Reversible Logic被引频次




书目名称Design and Testing of Reversible Logic被引频次学科排名




书目名称Design and Testing of Reversible Logic年度引用




书目名称Design and Testing of Reversible Logic年度引用学科排名




书目名称Design and Testing of Reversible Logic读者反馈




书目名称Design and Testing of Reversible Logic读者反馈学科排名




单选投票, 共有 1 人参与投票
 

0票 0.00%

Perfect with Aesthetics

 

0票 0.00%

Better Implies Difficulty

 

0票 0.00%

Good and Satisfactory

 

1票 100.00%

Adverse Performance

 

0票 0.00%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 22:01:48 | 显示全部楼层
发表于 2025-3-22 02:38:52 | 显示全部楼层
发表于 2025-3-22 07:45:53 | 显示全部楼层
Hiroshige Inazumi,Shigeichi Hirasawalty area. A limitation for the second testing scheme is that it can only be employed over a specific type of reversible circuit known as Exclusive-Or Sum-Of-Product (ESOP) design. Both the testing techniques have been executed over different benchmark suites and a comparative study with state-of-the
发表于 2025-3-22 11:28:16 | 显示全部楼层
Mathematical Foundations in Visualizatione analyzed for single stuck-at faults in molecular QCA circuit. Our proposed latches are able to examine single stuck-at fault, missing/additional QCA cell defect online, including permanent or transient fault in molecular QCA and efficient respect to circuit area. The designs of QCA layouts for var
发表于 2025-3-22 13:19:29 | 显示全部楼层
Foundations of Data Visualization. The design algorithm has been partitioned into three phases of qubit selection, qubit placement and SWAP gate implementation. To verify the exactness of the stated design approach, its functionality has been evaluated over a wide set of benchmark function and subsequently witnessed an improvement
发表于 2025-3-22 20:54:20 | 显示全部楼层
G. Elisabeta Marai,Torsten MöllerThe multilayer crossing reduces the number of cells required for realization and also it passes the signal without any degradation. The simulation results confirm that the proposed router consumes minimum resources for its realization (up to 50% improvement) than the existing. The nano router is sui
发表于 2025-3-22 22:26:04 | 显示全部楼层
发表于 2025-3-23 01:47:39 | 显示全部楼层
发表于 2025-3-23 09:18:48 | 显示全部楼层
Fault Models and Test Approaches in Reversible Logic Circuitsted under two extensive classifications to meet the challenge. The methodologies are alleged to coat almost all the faults and their sub kind by exploiting the properties of reversible gates and circuits. The objective is to minimize testing overhead, which can be achieved by reducing the cost metri
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-22 06:33
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表