找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Cryptographic Algorithms on Reconfigurable Hardware; Francisco Rodríguez-Henríquez,Arturo Díaz Pérez,Çe Book 2007 Springer-Verlag US 2007

[复制链接]
查看: 22948|回复: 45
发表于 2025-3-21 19:15:25 | 显示全部楼层 |阅读模式
书目名称Cryptographic Algorithms on Reconfigurable Hardware
编辑Francisco Rodríguez-Henríquez,Arturo Díaz Pérez,Çe
视频videohttp://file.papertrans.cn/241/240534/240534.mp4
概述Presents a comprehensive methodology for efficient implementation of cryptographic algorithms on reconfigurable hardware devices.Special emphasis on the practical aspects of reconfigurable hardware de
丛书名称Signals and Communication Technology
图书封面Titlebook: Cryptographic Algorithms on Reconfigurable Hardware;  Francisco Rodríguez-Henríquez,Arturo Díaz Pérez,Çe Book 2007 Springer-Verlag US 2007
描述.Cryptographic solutions using software methods can be used for those security applications where data traffic is not too large and low encryption rate is tolerable. On the other hand, hardware methods offer high-speed solutions making them highly suitable for applications where data traffic is fast and large data is required to be encrypted in real time. VLSI (also known as ASIC), and FPGAs (Field Programmable Gate Arrays) are two alternatives for implementing cryptographic algorithms in hardware. FPGAs offer several benefits for cryptographic algorithm implementations over VLSI as they offer high flexibility. Due to its reconfigurable property, keys can be changed rapidly. Moreover, basic primitives in most cryptographic algorithms can efficiently be implemented in FPGAs...Since the invention of the Data Encryption Standard (DES), some 40 years ago, a considerable amount of cryptographic algorithm implementation literature has been produced both, for software and hardware platforms. Unfortunately, virtually there exists no book explaining how the main cryptographic algorithms can be implemented on reconfigurable hardware devices...This book will cover the study of computational m
出版日期Book 2007
关键词ASIC; DES; Elliptic Curve Cryptography; FPGA; Hardware; IC; Software; VLSI; algorithm; algorithms; computer; fi
版次1
doihttps://doi.org/10.1007/978-0-387-36682-1
isbn_softcover978-1-4419-4156-5
isbn_ebook978-0-387-36682-1Series ISSN 1860-4862 Series E-ISSN 1860-4870
issn_series 1860-4862
copyrightSpringer-Verlag US 2007
The information of publication is updating

书目名称Cryptographic Algorithms on Reconfigurable Hardware影响因子(影响力)




书目名称Cryptographic Algorithms on Reconfigurable Hardware影响因子(影响力)学科排名




书目名称Cryptographic Algorithms on Reconfigurable Hardware网络公开度




书目名称Cryptographic Algorithms on Reconfigurable Hardware网络公开度学科排名




书目名称Cryptographic Algorithms on Reconfigurable Hardware被引频次




书目名称Cryptographic Algorithms on Reconfigurable Hardware被引频次学科排名




书目名称Cryptographic Algorithms on Reconfigurable Hardware年度引用




书目名称Cryptographic Algorithms on Reconfigurable Hardware年度引用学科排名




书目名称Cryptographic Algorithms on Reconfigurable Hardware读者反馈




书目名称Cryptographic Algorithms on Reconfigurable Hardware读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 22:21:07 | 显示全部楼层
发表于 2025-3-22 01:33:02 | 显示全部楼层
Tetsuya Sumi,Sameh A. Kantoush,Mohamed Saberep description of MD5 has been provided which we hope will be useful for understanding the mathematical and logical operations involved in it. The study and analysis of MD5 will be utilized as a base for explaining the most recent SHA2 family of hash algorithms.
发表于 2025-3-22 07:59:35 | 显示全部楼层
Tetsuya Sumi,Sameh A. Kantoush,Mohamed Sabertudied and analyzed in order to obtain efficient implementations of them on reconfigurable devices. As a case of study, those techniques are applied to the Data Encryption Standard (DES), thus producing a compact DES core.
发表于 2025-3-22 08:52:50 | 显示全部楼层
发表于 2025-3-22 15:26:26 | 显示全部楼层
发表于 2025-3-22 18:13:47 | 显示全部楼层
General Guidelines for Implementing Block Ciphers in FPGAs,tudied and analyzed in order to obtain efficient implementations of them on reconfigurable devices. As a case of study, those techniques are applied to the Data Encryption Standard (DES), thus producing a compact DES core.
发表于 2025-3-22 22:04:33 | 显示全部楼层
Architectural Designs For the Advanced Encryption Standard,eo conferencing where high performance is required. The target throughput, expressed in gigabits per second (Gbps), must be specified, and to achieve such a high performance we can replicate several functional units to increase parallelism. That would however imply higher power and hardware area requirements.
发表于 2025-3-23 05:00:51 | 显示全部楼层
发表于 2025-3-23 06:48:16 | 显示全部楼层
Book 2007e is tolerable. On the other hand, hardware methods offer high-speed solutions making them highly suitable for applications where data traffic is fast and large data is required to be encrypted in real time. VLSI (also known as ASIC), and FPGAs (Field Programmable Gate Arrays) are two alternatives f
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 吾爱论文网 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
QQ|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-8-14 21:56
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表