找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics; Sunil P. Khatri,Robert K. Brayton,Alberto L. Sangi Book 2001 Springer Sc

[复制链接]
查看: 43686|回复: 37
发表于 2025-3-21 17:33:07 | 显示全部楼层 |阅读模式
书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics
编辑Sunil P. Khatri,Robert K. Brayton,Alberto L. Sangi
视频video
图书封面Titlebook: Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics;  Sunil P. Khatri,Robert K. Brayton,Alberto L. Sangi Book 2001 Springer Sc
描述This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since it results in unpredictable design behavior. In particular, it can result in significant delay variation or signal integrity problems in a wire, depending on the state of its neighboring wires. Typical approaches to tackle the cross-talk problem attempt to fix the problem once it is created. In our approach, we ensure that cross-talk is eliminated by design. The work described in this book attempts to take an "outside-the-box" view and propose a radically different design style. This design style first imposes a fixed layout pattern (or fabric) on the integrated circuit, and then embeds the circuit being implemented into this fabric. The fabric is chosen carefully in order to eliminate the cross-talk problem being faced in modem IC processes. With our choice of fabric, cross-talk between adjacent wires on an IC is reduced by between one and two orders of magnitude. In this way, the fabric
出版日期Book 2001
关键词Signal; Standard; VLSI; integrated circuit; layout; network; tables
版次1
doihttps://doi.org/10.1007/978-1-4615-1477-0
isbn_softcover978-1-4613-5573-1
isbn_ebook978-1-4615-1477-0
copyrightSpringer Science+Business Media New York 2001
The information of publication is updating

书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics影响因子(影响力)




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics影响因子(影响力)学科排名




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics网络公开度




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics网络公开度学科排名




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics被引频次




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics被引频次学科排名




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics年度引用




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics年度引用学科排名




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics读者反馈




书目名称Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 20:32:14 | 显示全部楼层
https://doi.org/10.1007/978-90-481-8957-1elow 1 .m. Such processes are called Deep Sub-Micron (DSM) processes. With shrinking feature sizes, many new problems arise. Certain electrical problems like cross-talk, electromigration, self-heat and statistical processing variations are becoming increasingly important. Until recently, IC designer
发表于 2025-3-22 02:31:20 | 显示全部楼层
Paul R. Knowles,Philip A. Daviesure sizes of VLSI ICs (which is described in Section 2). We show analytically that the capacitance of a conductor to its neighboring conductors is becoming an increasing fraction of its total capacitance, thus giving rise to a situation where cross-talk problems become increasingly important. In Sec
发表于 2025-3-22 05:16:09 | 显示全部楼层
An Intergenerational Study Design,her than this guideline, layout is performed without a strict prior arrangement of wires. This can easily give rise to situations where two or more wires are routed together for long distances on the same metal layer, resulting in crosstalk problems.
发表于 2025-3-22 11:42:28 | 显示全部楼层
发表于 2025-3-22 16:02:02 | 显示全部楼层
METALS REMOVAL FROM INDUSTRIAL EFFLUENTS, resistant design. The use of minimum-sized transistors in the PLA core results in a fast and dense layout, while a structured arrangement of wires guarantees an effective shielding among signals. The speed and area of each PLA in this design style was reported to be about 50% less than the correspo
发表于 2025-3-22 21:02:20 | 显示全部楼层
An Intergenerational Study Design,her than this guideline, layout is performed without a strict prior arrangement of wires. This can easily give rise to situations where two or more wires are routed together for long distances on the same metal layer, resulting in crosstalk problems.
发表于 2025-3-22 23:22:18 | 显示全部楼层
发表于 2025-3-23 02:28:49 | 显示全部楼层
METALS REMOVAL FROM INDUSTRIAL EFFLUENTS, resistant design. The use of minimum-sized transistors in the PLA core results in a fast and dense layout, while a structured arrangement of wires guarantees an effective shielding among signals. The speed and area of each PLA in this design style was reported to be about 50% less than the corresponding standard-cell based implementation.
发表于 2025-3-23 08:26:17 | 显示全部楼层
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-6-23 02:05
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表