Titlebook: Closing the Power Gap between ASIC & Custom; Tools and Techniques David Chinnery,Kurt Keutzer Book 2007 Springer-Verlag US 2007 ASIC.algori

Iniquitous

Voltage Scaling,a relaxed performance constraint. We will examine how Vdd, Vth and gate size affect the circuit delay, dynamic power and leakage power with analytical models. We compare these models to empirical fits for a 0.13um library characterized at different Vdd and Vth values. These models help us examine th

ineffectual

Methodology to Optimize Energy of Computation for SOCs,mization with approximate consideration for underlying hardware, or register transfer level (RTL), or gate-level power optimization with limited microarchitectural trade-offs, the new approach compiles cycle count reducing instruction extension description to synthesizable hardware and accurately es