Titlebook: Algorithms for VLSI Physical Design Automation; Naveed Sherwani Book 1995Latest edition Springer Science+Business Media New York 1995 Fiel

召唤

书目名称Algorithms for VLSI Physical Design Automation影响因子(影响力)




书目名称Algorithms for VLSI Physical Design Automation影响因子(影响力)学科排名




书目名称Algorithms for VLSI Physical Design Automation网络公开度




书目名称Algorithms for VLSI Physical Design Automation网络公开度学科排名




书目名称Algorithms for VLSI Physical Design Automation被引频次




书目名称Algorithms for VLSI Physical Design Automation被引频次学科排名




书目名称Algorithms for VLSI Physical Design Automation年度引用




书目名称Algorithms for VLSI Physical Design Automation年度引用学科排名




书目名称Algorithms for VLSI Physical Design Automation读者反馈




书目名称Algorithms for VLSI Physical Design Automation读者反馈学科排名

myopia

NOCT

分开

Physical Design Automation of MCMs,th the MCM designs. Let us just consider the problem of routing in MCM. The signal effects of long lines in terms of crosstalk, noise, and reflections must be taken into account during routing. In addition, as high speeds are explored, the transmission line behavior of the interconnect must be model

Moderate

Urs Büttner,Corinna Norrick-Rühlhe fab for fabrication. Symbolic database captures net and transistor attributes. It allows a designer to rapidly navigate throughout the database and make quick edits while working at a higher level. The symbolic database is converted into a polygon database prior to tapeout. In the polygon databas

禁止

采纳

卷发

Urs Büttner,Corinna Norrick-Rühlermine the overall yield of the fabrication process. The key factor which describes the fab in terms of technology is minimum feature size it is capable of manufacturing. For example, a fab which runs a 0.35 micron fabrication process is simply referred to as a 0.35 micron fab.

infinite

https://doi.org/10.1007/978-3-658-41633-1ces has led to a significant increase in number of interconnections. Interconnect delays, which were considered to be insignificant earlier, have now become comparable, if not more prominent than the gate delays.

相反放置