Titlebook: System on Chip Design Languages; Extended papers: bes Anne Mignotte,Eugenio Villar,Lynn Horobin Book 2002 Springer Science+Business Media N

表范围

书目名称System on Chip Design Languages影响因子(影响力)




书目名称System on Chip Design Languages影响因子(影响力)学科排名




书目名称System on Chip Design Languages网络公开度




书目名称System on Chip Design Languages网络公开度学科排名




书目名称System on Chip Design Languages被引频次




书目名称System on Chip Design Languages被引频次学科排名




书目名称System on Chip Design Languages年度引用




书目名称System on Chip Design Languages年度引用学科排名




书目名称System on Chip Design Languages读者反馈




书目名称System on Chip Design Languages读者反馈学科排名

木质

Analysis of Modelling and Simulation Capabilities in SystemC and Ocapi using a Video Filter Designocus on the modelling and simulation effectiveness for video systems. The system we have selected is a spatio-temporal video filter. This video filter is characterised by high computational complexity, by high requirements on memory size and memory bandwidth.

gene-therapy

A Mixed C/Verilog Dual-Platform Simulatore the next generation of this environment, called the Graphics Product Simulator (GPS), and the improvements it brings. These include support for threaded C-language modeling, an improved method of mixing C-language and Verilog models, dual platform (Windows NT and Unix) support, and improved system-level modeling facilities.

LATE

AnalogSLethod is quite similar to the switch-level simulation for digital circuit simulation. In difference to switch-level simulation, circuits can also contain inductive loads. In order to increase simulation speed, pre-solved parameterizable differential equations are used.

否认

Modeling Micro-Mechanical Structures for System Simulations be considered for some simulation. Moreover, the development of new object models is simplified. The paper shows how to model a wide variety of electromechanical devices with a well-defined library of basic effects.

使害怕

连词

腐蚀

经典

Verilog-2001 Behavioral and Synthesis Enhancementsis paper details important enhancements that were added to the Verilog-2001 Standard that are intended to simplify behavioral modeling and to improve synthesis accuracy and efficiency. Information is provided to explain the reasons behind the Verilog-2001 Standard enhancement implementations

cultivated