Titlebook: Synchronous Equivalence; Formal Methods for E Harry Hsieh,Felice Balarin,Alberto Sangiovanni-Vin Book 2001 Springer Science+Business Media

DEMUR

消瘦

Harry Hsieh,Felice Balarin,Alberto Sangiovanni-Vin

怒目而视

Book 2001logy isefficient in dealing with the problem of complexity and effective infinding bugs. However, manual intervention in the form of abstractionselection and separation of timing and functionality is required. Itis conjectured that, for specific properties, efficient algorithmsexist for completely a

逗它小傻瓜

遭受

粉笔

Book 2001 one or more electronic circuits ormicroprocessors are literally embedded in the system, either taking uproles that used to be performed by mechanical devices, or providingfunctionality that is not otherwise possible. .The goal of this book is to investigate how formal methods can beapplied to the d

创造性

Synchronous Equivalence,ecessary details in the design representation. Figuring out the right abstraction for a given property is as hard as the verification problem itself, though designers usually have ideas as to what is the right abstraction for a given property. User intervention in the formal verification methodology is unavoidable.

Range-Of-Motion

Refining Communication Analysis, declared, possibly falsely, to be functionally different from the reference. If that implementation has a better performance characteristic than all the implementations that were declared to be functionally correct, it will still not be selected. If the negatives do turn out to be false, the final implementation is suboptimal.

不自然

Static Equivalence Analysis, time, at the cost that many inconclusive results are possible due to the false negatives. We will show through examples that they are still very useful for embedded system design based on CFSM networks.

进入