Titlebook: Scientific Computing in Electrical Engineering; Proceedings of the S Wilhelmus H. A. Schilders,E. Jan W. Maten,Stephan Conference proceedi

mighty

草率男

作茧自缚

闯入

征税

2否定

Modified Extended BDF Time-Integration Methods, Applied to Circuit Equations,ove reduction of convergence order for MEBDF when applied to DAE’s with higher DAE-index. However, because in practice, in circuit analysis, the DAE-index does not exceed 2, the reduction is quite moderate and it equals the BDF-order in that case. One gains better, or even unconditional, stability. One also obtains consistent solutions.

羊栏

Parallel Solution Techniques for Sparse Linear Systems in Circuit Simulation,lete . decompositions are decreased by fill-in reducing reordering methods of the matrix and a threshold strategy for the factorization. The efficiency of the parallel solver is demonstrated with real circuit simulation problems on a PC cluster.

Solace

,Finitely Large Phased Arrays of Microstrip Antennas — Analysis and Design,ysis is carried out to reduce numerical effort and to acquire insight in the behaviour of the array. The qualitative analysis shows promising results and although numerically a brute force method has been applied, CPU times are still acceptable.

军械库

施舍