找回密码
 To register

QQ登录

只需一步,快速开始

扫一扫,访问微社区

Titlebook: Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission; Nereo Markulic,Kuba Raczkowski,Piet Wambacq Book

[复制链接]
查看: 39190|回复: 36
发表于 2025-3-21 19:15:23 | 显示全部楼层 |阅读模式
书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission
编辑Nereo Markulic,Kuba Raczkowski,Piet Wambacq
视频video
概述Guides development of DTC-based Fractional-N Subsampling PLL and Subsampling Polar Transmitters, covering material from fundamental theory, over system level considerations to building block IC implem
丛书名称Analog Circuits and Signal Processing
图书封面Titlebook: Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission;  Nereo Markulic,Kuba Raczkowski,Piet Wambacq Book
描述.This book explains concepts behind fractional subsampling-based frequency synthesis that is re-shaping today’s art in the field of low-noise LO generation. It covers advanced material, giving clear guidance for development of background-calibrated environments capable of spur-free synthesis and wideband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards..
出版日期Book 2019
关键词low-noise LO generation; Digital-to-Time Converter; fractional frequency synthesis; fractional subsampl
版次1
doihttps://doi.org/10.1007/978-3-030-10958-5
isbn_ebook978-3-030-10958-5Series ISSN 1872-082X Series E-ISSN 2197-1854
issn_series 1872-082X
copyrightSpringer Nature Switzerland AG 2019
The information of publication is updating

书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission影响因子(影响力)




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission影响因子(影响力)学科排名




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission网络公开度




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission网络公开度学科排名




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission被引频次




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission被引频次学科排名




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission年度引用




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission年度引用学科排名




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission读者反馈




书目名称Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission读者反馈学科排名




单选投票, 共有 0 人参与投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用户组没有投票权限
发表于 2025-3-21 22:03:13 | 显示全部楼层
Christine Strothotte,Thomas Strothotte of operation with practical implementation in mind. The discussion gradually arrives to recently introduced subsampling PLL architectures that tend to overcome typical performance limitations of prior art, offering extreme low-noise synthesis potential.
发表于 2025-3-22 03:33:09 | 显示全部楼层
发表于 2025-3-22 07:09:24 | 显示全部楼层
A Digital-to-Time-Converter-Based Subsampling PLL for Fractional Synthesis,circuit (such as DTC gain variation) are compensated in the digital domain. The prototype achieves a robust fractional lock across the range from 9.2 GHz to 12.7 GHz with less than 280-fs rms integrated jitter (in presence of the worst fractional spur). The total power consumption of the PLL is 13 mW.
发表于 2025-3-22 12:25:08 | 显示全部楼层
发表于 2025-3-22 15:29:10 | 显示全部楼层
Book 2019eband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards..
发表于 2025-3-22 20:00:57 | 显示全部楼层
Christine Strothotte,Thomas Strothottecircuit (such as DTC gain variation) are compensated in the digital domain. The prototype achieves a robust fractional lock across the range from 9.2 GHz to 12.7 GHz with less than 280-fs rms integrated jitter (in presence of the worst fractional spur). The total power consumption of the PLL is 13 mW.
发表于 2025-3-22 21:18:35 | 显示全部楼层
发表于 2025-3-23 04:50:16 | 显示全部楼层
发表于 2025-3-23 09:02:20 | 显示全部楼层
1872-082X r transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards..978-3-030-10958-5Series ISSN 1872-082X Series E-ISSN 2197-1854
 关于派博传思  派博传思旗下网站  友情链接
派博传思介绍 公司地理位置 论文服务流程 影响因子官网 SITEMAP 大讲堂 北京大学 Oxford Uni. Harvard Uni.
发展历史沿革 期刊点评 投稿经验总结 SCIENCEGARD IMPACTFACTOR 派博系数 清华大学 Yale Uni. Stanford Uni.
|Archiver|手机版|小黑屋| 派博传思国际 ( 京公网安备110108008328) GMT+8, 2025-5-17 19:32
Copyright © 2001-2015 派博传思   京公网安备110108008328 版权所有 All rights reserved
快速回复 返回顶部 返回列表