Expand
发表于 2025-3-28 16:40:04
http://reply.papertrans.cn/47/4685/468458/468458_41.png
被告
发表于 2025-3-28 20:06:29
http://reply.papertrans.cn/47/4685/468458/468458_42.png
adj忧郁的
发表于 2025-3-28 23:53:52
http://reply.papertrans.cn/47/4685/468458/468458_43.png
IRS
发表于 2025-3-29 04:49:29
http://reply.papertrans.cn/47/4685/468458/468458_44.png
peak-flow
发表于 2025-3-29 10:26:56
http://reply.papertrans.cn/47/4685/468458/468458_45.png
Budget
发表于 2025-3-29 11:35:20
Logic Style Comparison for Ultra Low Power Operation in 65nm TechnologyPL (MTCPL), in ultra low supply voltage conditions is compared to CMOS+, Dual Value Pass transistor Logic, and static CMOS in the same environment. The results show that although CMOS+ demonstrates the best energy delay characteristics for ultra low-power design, MTCPL yields the best energy at low data activities.
ungainly
发表于 2025-3-29 18:00:29
Fast and Accurate Embedded Systems Energy Characterization Using Non-intrusive Measurementson including peripherals. Experiments on a complex ARM9 platform show that our model estimates are in error by less than 10% from real system consumption, which is precise enough for source code application design, while simulation speed remains fast.
来自于
发表于 2025-3-29 22:44:22
The Design and Implementation of a Power Efficient Embedded SRAMneeded by the low swing write technique. The new SRAM is demonstrated to a factor of 4 improvement in power efficiency over a commercial SRAM macro. It also 30% faster than the commercial SRAM macro with only 3% area overhead.
大看台
发表于 2025-3-30 01:16:27
http://reply.papertrans.cn/47/4685/468458/468458_49.png
periodontitis
发表于 2025-3-30 07:07:09
A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect performance analysis. The traditional circuit degradation analysis leads to on average 59.3% overestimation. The pin reordering technique can mitigate on average 6.4% performance degradation in our benchmark circuits.