CRP743
发表于 2025-3-25 03:30:35
https://doi.org/10.1007/978-981-10-7116-4he data path with functional units (FUs) and a local register file. Such a data path architecture is frequently found in multimedia processors and ASIPs. We will focus on the problem of instruction scheduling. Fig. 4.1 shows how this phase relates to the overall compilation flow.
GENRE
发表于 2025-3-25 07:40:39
http://reply.papertrans.cn/23/2289/228817/228817_22.png
收藏品
发表于 2025-3-25 13:49:16
http://reply.papertrans.cn/23/2289/228817/228817_23.png
expository
发表于 2025-3-25 17:11:38
http://reply.papertrans.cn/23/2289/228817/228817_24.png
啜泣
发表于 2025-3-25 21:36:28
Code Selection for Multimedia Processors,In this chapter we consider the problem of mapping a machine-independent intermediate representation into assembly code for multimedia processors. Fig. 5.1 shows the position of this code selection problem in the compilation flow.
BAN
发表于 2025-3-26 03:36:29
http://reply.papertrans.cn/23/2289/228817/228817_26.png
赏钱
发表于 2025-3-26 06:37:41
http://reply.papertrans.cn/23/2289/228817/228817_27.png
cogitate
发表于 2025-3-26 10:34:45
Introduction,an integration scale more than one order of magnitude higher than in today’s microelectronics. For the high performance processor segment, even larger integration scales have been predicted, with processor performance reaching 3 million MIPS by the year 2010 .
Ornament
发表于 2025-3-26 12:41:26
http://reply.papertrans.cn/23/2289/228817/228817_29.png
PRE
发表于 2025-3-26 18:44:41
Performance Optimization with Conditional Instructions,tures of embedded processors. In contrast, this chapter describes a largely machine-independent code optimization technique, which primarily works on the intermediate representation (IR) level of the compilation flow (fig. 6.1).