impale 发表于 2025-3-28 14:56:55

A Standardized Co-simulation Backbonend presents a generic architecture to support environments for geographically distributed co-simulation, called Distributed Co-simulation Backbone (DCB), which is based on the HLA. This architecture is very flexible and does not enforce code modifications to the simulators to be integrated into the environment.

adulterant 发表于 2025-3-28 22:19:23

http://reply.papertrans.cn/87/8603/860207/860207_42.png

他很灵活 发表于 2025-3-28 23:38:17

A vision system on chip for industrial controltions, the sensor’s architecture and the processor’s. The elementary processor’s architecture is detailed. Its CMOS VLSI implementation is sketched, as well as the sensor’s analog part and the light to byte conversion. The circuit’s final structure and floorplan are outlined. Its performances are exhibited.

Hdl348 发表于 2025-3-29 03:10:55

http://reply.papertrans.cn/87/8603/860207/860207_44.png

固执点好 发表于 2025-3-29 10:31:22

Distributed Collaborative Design over Cave2 Frameworktworks, where groups of designers can work over the design representation in a collaborative way. In order to organize the interaction between the designers, an extension to the Pair Programming collaboration methodology was developed and implemented in a case study.

osteoclasts 发表于 2025-3-29 13:13:55

An Evolutionary Approach for Pareto-optimal Configurations in SOC Platformsapplications will be taken as a case study and a multi-objective genetic algorithm will be used to search for the power-performance trade-off surface. The methodology proposed will be compared with that implemented in Platune in terms of both accuracy and efficiency in relation to the number of simulations performed.

逗它小傻瓜 发表于 2025-3-29 19:08:30

Modeling Power Dynamics for an Embedded DSP Processor Core VLSI chip running cryptographic applications with an average error in energy estimation of 7%. This research is important for analyzing the impact of software on power and the design of embedded cryptographic VLSI systems that are safe from power attacks.

vitrectomy 发表于 2025-3-29 20:50:20

IFIP Advances in Information and Communication Technologyhttp://image.papertrans.cn/s/image/860207.jpg

Cholecystokinin 发表于 2025-3-30 02:17:06

https://doi.org/10.1007/978-0-387-35597-9CAD; CMOS; FPGA; Field Programmable Gate Array; Standard; VLSI; architecture; embedded systems; filter; micro

胶水 发表于 2025-3-30 06:32:35

64 × 64 Pixels General Purpose Digital Vision Chipme this limit, a vision chip in which photo detectors and parallel processing elements are integrated together has been proposed. In this paper, the general purpose vision chip with digital processing elements and the 64×64 pixels prototype chip we developed will be described.
页: 1 2 3 4 [5] 6 7
查看完整版本: Titlebook: SOC Design Methodologies; IFIP TC10 / WG10.5 E Michel Robert,Bruno Rouzeyre,Marie-Lise Flottes Book 2002 IFIP International Federation for