热心助人 发表于 2025-3-26 23:41:17

Multiple-Valued Logic Minimization,As discussed in Chapter 1, many multiple-valued input logic functions can be implemented very efficiently in PLA’s with two-bit input decoders. Hence multiple-valued logic minimization is of great practical importance . A two-bit decoder pairs two Boolean variables, say x. and x., and generates four decodes

Ascendancy 发表于 2025-3-27 01:38:07

http://reply.papertrans.cn/59/5879/587878/587878_32.png

失误 发表于 2025-3-27 06:10:18

http://reply.papertrans.cn/59/5879/587878/587878_33.png

NUDGE 发表于 2025-3-27 09:42:25

Logic Minimization Algorithms for VLSI Synthesis978-1-4613-2821-6Series ISSN 0893-3405

狼群 发表于 2025-3-27 14:18:23

http://reply.papertrans.cn/59/5879/587878/587878_35.png

清楚说话 发表于 2025-3-27 19:34:15

9楼

exceed 发表于 2025-3-28 01:30:18

9楼

gene-therapy 发表于 2025-3-28 03:42:49

9楼

lymphedema 发表于 2025-3-28 09:34:09

10楼

exophthalmos 发表于 2025-3-28 14:21:08

10楼
页: 1 2 3 [4] 5
查看完整版本: Titlebook: Logic Minimization Algorithms for VLSI Synthesis; Robert K. Brayton,Gary D. Hachtel,Alberto L. Sangi Book 1984 Kluwer Academic Publishers