滑稽 发表于 2025-3-26 21:18:21

http://reply.papertrans.cn/47/4685/468454/468454_31.png

诱导 发表于 2025-3-27 03:49:12

Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip able to accommodate a large number of IP cores in the same chip implementing a set of complex applications. Power consumption is a critical issue in interconnection network in NoC design, driven by power-related design constraints, such as thermal and power delivery design. In this work, we introdu

调整校对 发表于 2025-3-27 06:05:21

Data-Driven Clock Gating for Digital Filterslassical low-power optimizations that exploit idleness, such as clock gating..In this work, we propose a data-driven implementation of clock gating for digital filters, which relies on the observation that often times the dynamic range of the inputs uses only a small portion of the bidwith, resultin

NOMAD 发表于 2025-3-27 11:39:50

http://reply.papertrans.cn/47/4685/468454/468454_34.png

exclusice 发表于 2025-3-27 17:03:52

Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systemsltiprocessor systems. With the increase in number of processors, there is an increased demand to efficiently control the energy and power budget of such embedded systems. Dynamic Power Management (DPM) strategies attempt to control this budget by actively changing the power consumption profile of th

gastritis 发表于 2025-3-27 19:43:48

Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold wir SOC application using 90nm multi-threshold CMOS technology. Via the HVT/BP-DTMOS-DT-type logic cell technique generated by the special gate-level dual-threshold static power optimization methodology (GDSPOM) procedure, a 0.5V 16-bit multiplier circuit has been designed and optimized, consuming 22%

dictator 发表于 2025-3-28 00:29:17

http://reply.papertrans.cn/47/4685/468454/468454_37.png

Vertebra 发表于 2025-3-28 03:23:16

Modeling and Reducing EMI in GALS and Synchronous Systemsseveral different abstract models of GALS circuits have been designed in order to extract a realistic pausable clock behavior. Based on the clock behavior, we have been able to analyze using our tool the current profile of each modeled system, both in frequency and in time domain. The results have b

返老还童 发表于 2025-3-28 08:05:07

http://reply.papertrans.cn/47/4685/468454/468454_39.png

inquisitive 发表于 2025-3-28 12:25:52

Toby Doorn,Roelof Saltersrmation generated in the science of Gemology has increased tremendously. Therefore this book "Dictionary of Gems and Gemology" was written with the aim of providing a "relatively" complete dictionary to assist all students, hobbyists, scientists and interested parties in the fields of Gems and Gemol
页: 1 2 3 [4] 5 6 7
查看完整版本: Titlebook: Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation; 19th International W José Monteiro,René Leuke