ULCER
发表于 2025-3-25 03:53:28
Tony Rumble,Mohammed Amin,Edward D Kleinbardrs. The single event upset (SEU) performance of a digital signal processor is evaluated using the proposed method and program test method with different working frequencies. Heavy ion irradiation experiment results show that this method is able to capture all the SEUs in the whole chip with no escap
完全
发表于 2025-3-25 11:02:52
http://reply.papertrans.cn/24/2336/233540/233540_22.png
nugatory
发表于 2025-3-25 13:14:18
Computer Engineering and Technology978-3-642-41635-4Series ISSN 1865-0929 Series E-ISSN 1865-0937
Brocas-Area
发表于 2025-3-25 18:21:27
The Principle of Tax Non-discriminationf flow control, data buffers and protocol analysis. It can reduce video data transfer time up to 50% compared with the conventional CPU based data transfer method. At the same time, the wrapper’s area is 9278 .m. and the operation clock frequency is 1GHz implemented using 0.13.m CMOS technologies.
MELD
发表于 2025-3-25 23:15:17
https://doi.org/10.1007/978-3-642-41635-4circuit design; hardware implementation; network on chip; performance modeling and analysis; processor a
Grievance
发表于 2025-3-26 02:10:03
978-3-642-41634-7Springer-Verlag Berlin Heidelberg 2013
commodity
发表于 2025-3-26 08:18:06
Design and Implementation of a Novel Entirely Covered , , CORDICergence range of the rotation angle, which need use pre-processing and post-processing units to control the quadrant of the angle. This paper proposes a novel CORDIC architecture which covers the entire coordinate space, no further more pre-processing and post-processing modules will be required. Co
Annotate
发表于 2025-3-26 08:43:45
The Analysis of Generic SIMT Scheduling Model Extracted from GPUng technology into the processor architecture now, which can develop the multicore processor multi-thread parallel performance through promote the ability of processor multi-thread parallel processing. In order to research and develop the technology of SIMT, this article extracts a generic SIMT sche
横条
发表于 2025-3-26 14:48:51
A Unified Cryptographic Processor for RSA and ECC in RNSyptosystems (ECC) over prime field GF(p), which uses Residue Number System (RNS) as basic arithmetic to exploit data-level parallelism and Transport Triggered Architecture to improve instruction-level parallelism. The reconfigurable datapath provides three configuration modes to accelerate the RNS M
MENT
发表于 2025-3-26 18:47:46
http://reply.papertrans.cn/24/2336/233540/233540_30.png