ingenue 发表于 2025-3-23 11:38:20

AutoKoopman: A Toolbox for Automated System Identification via Koopman Operator Linearizations that the quality of the resulting model heavily depends on the correct tuning of hyper-parameters such as the number of observables. Our . toolbox is a Python package that automates learning accurate models in a Koopman linearized representation with low effort, offering several tuning strategies

钳子 发表于 2025-3-23 16:27:01

http://reply.papertrans.cn/17/1664/166368/166368_12.png

GRIPE 发表于 2025-3-23 20:13:16

pymwp: A Static Analyzer Determining Polynomial Growth Boundsial growth, our tool detects precisely which dependencies between variables induced it. Based on the sound mwp-flow calculus, the analysis captures bounds on large classes of programs by being non-deterministic and not requiring termination. For this reason, implementing this calculus required solvi

Chagrin 发表于 2025-3-23 22:41:21

: Temporal Testing for Pure-Past Linear Temporal Logic Formulaen be used to easily extend existing LTL-based tools, such as LTL-to-automata translators and reactive synthesis tools, to support a richer input language. Namely, with ., tools that accept LTL input are also made to handle pure-past LTL as atomic formulae. While the addition of past operators does n

Small-Intestine 发表于 2025-3-24 02:34:49

http://reply.papertrans.cn/17/1664/166368/166368_15.png

甜得发腻 发表于 2025-3-24 08:17:33

Automated Technology for Verification and Analysis21st International S

认识 发表于 2025-3-24 11:54:04

Specification Sketching for Linear Temporal Logice show that deciding whether a sketch can be completed falls into the complexity class . and present two SAT-based sketching algorithms. Finally, we implement a prototype with our algorithms and compare it against two prominent LTL miners to demonstrate the benefits of using LTL sketches.

星星 发表于 2025-3-24 17:00:21

Predicting Memory Demands of BDD Operations Using Maximum Graph Cuts an average reduction of the computation time by . (median of .). In some cases, the difference is even .. When checking equivalence of hardware circuits from the EPFL Benchmark Suite, for one of the instances the time was decreased by 52 h.

生意行为 发表于 2025-3-24 19:07:20

http://reply.papertrans.cn/17/1664/166368/166368_19.png

反对 发表于 2025-3-25 01:30:38

http://reply.papertrans.cn/17/1664/166368/166368_20.png
页: 1 [2] 3 4 5 6
查看完整版本: Titlebook: Automated Technology for Verification and Analysis; 21st International S Étienne André,Jun Sun Conference proceedings 2023 The Editor(s) (i